

# Digital Technical Journal

**digital**

## Cumulative Index

1985–1994



---

# Digital Technical Journal

## Cumulative Index

1985-1994

Preface	2
Subject Index	3
Volume Listing	19
Author Listing	26
Acronym Glossary	39

Copyright © 1995 Digital Equipment Corporation. Copying without fee is permitted provided that such copies are made for use in educational institutions by faculty members and are not distributed for commercial advantage. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this index. All rights reserved.

Order number EY-T825E-TJ for this index.

# Preface

This cumulative index is provided as a convenient means for readers to locate subjects referenced in the *Digital Technical Journal* from 1985 through 1994. Since the *Journal* was first published in 1985, it has offered engineers and educators insights into the design of Digital's innovative engineering in such areas as software, systems, peripherals, semiconductors, and networking. With this index, readers can now more easily access that information.

The editors welcome comments on the utility of the index. Usefulness to readers will determine the frequency with which future indexes are published and enhancements made to the search capabilities of the *Journal's* electronic files on the World Wide Web. Comments may be sent to the attention of the Managing Editor, Digital Technical Journal, Digital Equipment Corporation, 30 Porter Road LJO2/D10, Littleton, Massachusetts 01460 U.S.A., or through the Internet to dtj@digital.com.

## How to Use the *Digital Technical Journal* Cumulative Index

This cumulative index has been designed as a guide to the content and location of papers in the *Digital Technical Journal* 1985–1994. The four sections are Subject Index, Volume Listing, Author Listing, and Acronym Glossary.

**Subject Index** headings are arranged alphabetically. Subheadings are indented under main headings, and secondary subheadings are indented under subheadings. All entries are then arranged chronologically and refer to volume, number, date (year), and page numbers.

*Example:*

Alpha AXP, 4/4 (1992) 19–205  
Alpha AXP program, 4/4 (1992) 193–205  
software simulators, 4/4 (1992) 181–192

Cross-references serve as guides from one heading to another and are of two types:

- *See* references guide the reader to the preferred form of a subject (e.g., LSE *see* Language Sensitive Editor)

- *See also* references guide the reader from one heading to other headings where there is relevant material (e.g., DEC Rdb *See also* VAX Rdb/VMS).

The **Volume Listing** presents the titles and authors of papers for all issues that make up the six volumes referenced in this index.

In the **Author Listing**, author names are arranged alphabetically. A chronological listing of an author's papers follows his or her name.

Because of the extensive number of acronyms used throughout the literature, an **Acronym Glossary** is provided for readers' quick referral.

## Acknowledgments

The *Digital Technical Journal* was indexed by members of Digital's Corporate Library Group. Special thanks go to Peter Andrews, Liz Slade, and Kristen Von Campe.

The cover was designed by Anne S. Katzeff of Quantic Communications.

## Subscription and Back Issue Information

The *Digital Technical Journal* is a refereed, quarterly publication of Digital Equipment Corporation. **Subscriptions** to the *Journal* are \$40 (non-U.S. \$60) for four issues and \$75 (non-U.S. \$115) for eight issues and must be prepaid in U.S. funds.

University faculty and Ph.D. students in the electrical engineering and computer science fields receive complimentary subscriptions upon request. Inquiries may be sent electronically to dtj@digital.com.

Digital employees may order complimentary subscriptions through Digital's Readers Choice by entering VTX PROFILE at the OpenVMS system prompt.

**Single copies and back issues** are available for \$16 each by calling DECdirect at 1-800-DIGITAL (1-800-344-4825). Recent back issues are also available on the Internet in text and PostScript formats at <http://www.digital.com/info/DTJ/home.html>.

# Subject Index

## A

- ACA *see* Application Control Architecture  
ACCESS.bus, 3/4 (1991) 36–42  
design, 3/4 (1991) 36–38  
protocol, 3/4 (1991) 39–41  
ACMS monitor, 3/1 (1991) 18, 19, 20–22, 26–27, 30–31  
application management, 3/1 (1991) 30–31  
client/server architecture, 3/1 (1991) 20  
off-line execution, 3/1 (1991) 26–27  
on-line execution, 3/1 (1991) 20–21  
*see also* transaction processing monitors  
Ada compiler, 1/6 (1988) 51, 59–60, 91–100  
development, 1/6 (1988) 91–100  
instrumentation, 1/6 (1988) 92–95  
self-checking, 1/6 (1988) 95–97  
self-description, 1/6 (1988) 97–98  
Ada language, 1/6 (1988) 51–61  
software productivity, 1/6 (1988) 51  
adaptive differential pulse code modulation, 5/2 (1993) 29–33  
addressing schemes, 5/2 (1993) 77–83  
AIL library, 2/1 (1990) 50–53  
application interaction model, 2/1 (1990) 50  
data exchange, 2/1 (1990) 50–51  
design considerations, 2/1 (1990) 50  
routines, 2/1 (1990) 51–52  
usage sequence, 2/1 (1990) 52–53  
ALL-IN-1 Integrated Office System, 5/4 (1993) 18, 25–26, 32  
Alpha AXP, 4/4 (1992) 19–205  
Alpha AXP program, 4/4 (1992) 193–205  
Enrollment Management Model, 4/4 (1992) 194–203  
results, 4/4 (1992) 203–205  
software simulators, 4/4 (1992) 181–192  
AUD, 4/4 (1992) 185–189  
AUDI, 4/4 (1992) 189–192  
Mannequin and ISP, 4/4 (1992) 181–185  
architecture, 4/4 (1992) 19–34, 36  
data representation, 4/4 (1992) 25–27  
definitions, 4/4 (1992) 19, 33–34  
design decisions, 4/4 (1992) 20–25  
instruction formats, 4/4 (1992) 28–32  
instruction set summary, 4/4 (1992) 23–24  
CMOS microprocessor, 4/4 (1992) 35–50  
external interface, 4/4 (1992) 38–40  
implementations, 4/4 (1992) 40–42  
caches, 4/4 (1992) 48–49  
I/O circuitry, 4/4 (1992) 46–48  
latches, 4/4 (1992) 42–46  
64-bit adder, 4/4 (1992) 46  
microarchitecture, 4/4 (1992) 36–38  
process technology, 4/4 (1992) 35–36  
Alpha AXP PC, 6/1 (1994) 54–64 *see also*  
DECpc AXP 150  
evolution, 6/1 (1994) 54–59, 64  
beta system, 6/1 (1994) 54–59  
hardware design, 6/1 (1994) 54–58  
performance, 6/1 (1994) 58  
software, 6/1 (1994) 58  
theta system, 6/1 (1994) 59  
Alpha AXP systems, 5/2 (1993) 19, 26, 75  
Alpha demonstration unit  
cache coherence, 4/4 (1992) 55–56  
system modules, 4/4 (1992) 56–64  
Alpha demonstration unit (prototype), 4/4 (1992) 51–55  
backplane interconnect, 4/4 (1992) 52–54  
alphabetic filing, 5/3 (1993) 43–48  
AlphaServer multiprocessor systems, 6/3 (1994) 8–19  
CPU module, 6/3 (1994) 11–12  
memory module, 6/3 (1994) 14  
multiprocessor system bus, 6/3 (1994) 12–14  
performance, 6/3 (1994) 18  
system start-up, 6/3 (1994) 16–17  
technology, 6/3 (1994) 15–16  
AlphaServer 2100 I/O subsystem, 6/3 (1994) 20–28  
BIOS caching compatibility, 6/3 (1994) 25  
bus bridges, 6/3 (1994) 22–23  
bus efficiency, 6/3 (1994) 20–22  
design challenges, 6/3 (1994) 23–25  
interrupt mechanism, 6/3 (1994) 25–26  
standard I/O module, 6/3 (1994) 26–27  
APIs, 4/1 (1992) 51–52, 55–56, 63–65 5/2 (1993) 46–47, 92, 110 5/3 (1993) 36–41 6/4 (1994) 69–70  
AppleShare, 4/1 (1992) 12  
AppleTalk, 4/1 (1992) 11  
Application Control Architecture, 5/2 (1993) 84, 100  
*see also* CASE  
application integration, 5/2 (1993) 95–97, 103, 108  
application interface library *see* AIL library  
Application Programming Interfaces *see* APIs  
asynchronous system trap, 1/5 (1987) 31, 46, 53  
atomicity, 3/1 (1991) 14, 34, 70  
definition, 3/1 (1991) 10  
audio compression, 3/4 (1991) 23–24

**B**

base load factor, 3/1 (1991) 61, 62  
 benchmarks, 5/4 (1993) 10, 22–24  
 binary large objects *see* BLOBs  
 binary translation, 4/4 (1992) 137–152  
     mx (ULTRIX MIPS translator), 4/4 (1992) 146–151  
     TIE, 4/4 (1992) 142–146  
     VEST, 4/4 (1992) 140–142  
 bitonal imaging, 3/4 (1991) 9, 10, 11, 12–24  
     design, 3/4 (1991) 15–20  
     future requirements, 3/4 (1991) 21–24  
     hardware accelerators, 3/4 (1991) 15–24  
     issues, 3/4 (1991) 12–15  
 BLOBs, 5/2 (1993) 51, 52, 55–58  
 BM1 benchmark, 3/4 (1991) 63  
 BM2 benchmark, 3/4 (1991) 64  
 BM3 benchmark, 3/4 (1991) 64  
 bus arbitration *see also* CI bus—arbitration  
 business metrics, 3/1 (1991) 59–61  
     definition, 3/1 (1991) 59

**C**

C (language), 5/3 (1993) 29–30, 32–33, 36–38, 82–84  
 caches, 1/9 (1989) 22–23 5/2 (1993) 43, 44, 59  
 Cambridge Research Laboratory, 5/2 (1993) 66  
 carrier-sense multiple access with collision detection  
     *see* CSMA/CD  
 CASE, 5/2 (1993) 84–99  
 CDA, 2/1 (1990) 8–48, 83–89  
     background, 2/1 (1990) 8–9  
     CDA Toolkit, 2/1 (1990) 38–48  
         ASN.1, 2/1 (1990) 39–42, 45–47  
         converter architecture, 2/1 (1990) 42–45  
         data paths, 2/1 (1990) 41  
         document data structures, 2/1 (1990) 39–40  
         goals, 2/1 (1990) 38–39  
         internals, 2/1 (1990) 45–47  
         multiple data syntax support, 2/1 (1990) 41–42  
         portability, 2/1 (1990) 47  
         primitive data elements, 2/1 (1990) 40–41  
         procedural interface, 2/1 (1990) 39–42  
 DDIF, 2/1 (1990) 16–27 *see also* DECwrite editor—relationship with DDIF  
 data encoding, 2/1 (1990) 25  
 design, 2/1 (1990) 18–21  
     graphics, 2/1 (1990) 20  
     images, 2/1 (1990) 20–21  
         text and layout, 2/1 (1990) 20  
 document interchange, 2/1 (1990) 25–26  
 extensibility, 2/1 (1990) 26  
 goals, 2/1 (1990) 17–18  
 related standards, 2/1 (1990) 24–25  
 revisability support, 2/1 (1990) 21–23  
 DDIS, 2/1 (1990) 9  
 DECview3D, 2/1 (1990) 83–89  
     architecture, 2/1 (1990) 86–88  
     design, 2/1 (1990) 84–86  
     development, 2/1 (1990) 11–14  
 Digital data interchange syntax *see* DDIS  
 Digital document interchange format *see* DDIF

Digital table interchange format *see* DTIF  
 DTIF, 2/1 (1990) 28–37  
     design, 2/1 (1990) 30–32  
     document structure, 2/1 (1990) 32–33  
     history, 2/1 (1990) 28–30  
     tables, 2/1 (1990) 33–37  
     overview, 2/1 (1990) 8–15  
 CFPA chip, 1/7 (1988) 109–120 *see also* MicroVAX  
     3500/3600—processor module—CFPA chip  
     design, 1/7 (1988) 110–115  
     algorithms, 1/7 (1988) 111–115  
     processor-to-bus interface, 1/7 (1988) 110–111  
     design methodology, 1/7 (1988) 118–119  
     implementation, 1/7 (1988) 115–118  
     circuit design, 1/7 (1988) 116–118  
     microarchitecture, 1/7 (1988) 115–116  
     performance, 1/7 (1988) 119  
     project goals, 1/7 (1988) 109–110  
 character internationalization, 5/3 (1993) 80–96  
 character sets, 5/3 (1993) 38, 49, 53, 56, 65–68, 72  
 Chinese characters, 5/3 (1993) 9, 11, 21–27, 44, 48–49,  
     64–65, 67–68  
 Chinese language, 5/3 (1993) 35, 63  
 CI bus, 1/5 (1987) 7–9, 61, 93–103  
     arbitration, 1/5 (1987) 94–95  
     definition, 1/5 (1987) 8  
     performance 1/5 (1987) 93–103  
 CI port, 1/5 (1987) 8–14  
     architecture, 1/5 (1987) 9–10  
     Ethernet emulation, 1/5 (1987) 12–14  
     interface, 1/5 (1987) 11–12  
 client/server computing, 5/3 (1993) 37–39, 106  
 CMCTL, 1/7 (1988) 139–143  
     performance, 1/7 (1988) 142–143  
     system overview, 1/7 (1988) 140–142  
 CMCTL chip, 3/4 (1991) 66–67  
 CMOS, 4/2 (1992) 12–38, 100–113  
     design and manufacture, 4/2 (1992) 22–24  
     device simulation tools, 4/2 (1992) 25–38  
     process simulation tools, 4/2 (1992) 25–38  
     development, 4/2 (1992) 16–20  
         gates, 4/2 (1992) 18–19  
         hot carriers, 4/2 (1992) 17–18  
         interconnects, 4/2 (1992) 20–22  
         power supply, 4/2 (1992) 16–17  
         precision resistor, 4/2 (1992) 19–20  
         general considerations, 4/2 (1992) 12–13  
         reliability, 4/2 (1992) 100–113  
         scaling, 4/2 (1992) 13–16  
 CMOS-4, 4/2 (1992) 39–50, 51–72, 73–82, 114–125  
     defect reduction, 4/2 (1992) 73–82  
     design, 4/2 (1992) 44–47  
     interconnection technology, 4/2 (1992) 51–72  
     microcontamination, 4/2 (1992) 73–82  
     process description, 4/2 (1992) 40–44  
     reliability, 4/2 (1992) 114–125  
     SRAM implementation, 4/2 (1992) 47–49  
 CNS, 3/2 (1991) 42–52  
     design, 3/2 (1991) 49–50  
     software, 3/2 (1991) 47–49  
     testing, 3/2 (1991) 50–51  
 COHESION, 5/2 (1993) 89–91, 98

color imaging, 3/4 (1991) 10, 11  
command process, 3/1 (1991) 20, 21  
commit, 3/1 (1991) 10, 14, 16  
commit processing, 3/1 (1991) 70–78  
cooperative commit processing, 3/1 (1991) 73–75  
group commit, 3/1 (1991) 71–72, 75–76  
KODA, 3/1 (1991) 76–78  
commit-lock design, 3/1 (1991) 73  
commit-stall design, 3/1 (1991) 75, 76, 77  
Common Node Software *see* CNS  
Common Object Request Broker Architecture, 5/2 (1993) 84  
common print symbiont *see* DECprint common printer supervisor  
common printer access protocol, 3/4 (1991) 55, 57  
Compound Document Architecture *see* CDA  
Computer Interconnect bus *see* CI bus  
Computer Interconnect port *see* CI port  
computer monitoring, 5/2 (1993) 106–107  
computer-aided software engineering *see* CASE  
concentrators, 3/2 (1991) 64–70  
contention, 3/1 (1991) 20, 22, 26  
contextual inquiry, 5/4 (1993) 14, 21–23, 38, 47–49  
6/4 (1994) 64  
control systems, 5/2 (1993) 100–104  
controlled terminals, 3/1 (1991) 30  
CORBA *see* Common Object Request Broker Architecture  
CPAP *see* common printer access protocol  
CPS *see* DECprint common printer supervisor  
CQBIC, 1/7 (1988) 129–138 *see also* MicroVAX 3500/3600—processor module—CQBIC implementation, 1/7 (1988) 133–134 project goals, 1/7 (1988) 129–130 project research, 1/7 (1988) 130–133 Q22-bus arbiter, 1/7 (1988) 134–135 Q22-bus electrical interface, 1/7 (1988) 138 Q22-bus master, 1/7 (1988) 137 Q22-bus slave, 1/7 (1988) 137–138 S/G map, 1/7 (1988) 135–137 CRAY T3D system, 6/2 (1994) 8–21 benchmark results, 6/2 (1994) 19–21 design, 6/2 (1994) 10–11 hardware, 6/2 (1994) 13–19 I/O, 6/2 (1994) 18–19 memory, 6/2 (1994) 13–14 microarchitecture, 6/2 (1994) 13, 16–18 network design, 6/2 (1994) 14–16 synchronization primitives, 6/2 (1994) 18 3-D Torus, 6/2 (1994) 14 overview, 6/2 (1994) 8–10 software, 6/2 (1994) 11–13 CRAFT programming model, 6/2 (1994) 11–12 CSMA/CD, 1/5 (1987) 9 CVAX chip, 1/7 (1988) 95–108 *see also* MicroVAX 3500/3600—processor module—CPU BIU, 1/7 (1988) 101–102 control store, 1/7 (1988) 103 external interface, 1/7 (1988) 96–98 E-box, 1/7 (1988) 100–101 instruction decode and prefetch queue, 1/7 (1988) 100 internal cache, 1/7 (1988) 102–103, 104 microsequencer, 1/7 (1988) 103

modeling, 1/7 (1988) 105–106  
M-box, 1/7 (1988) 101  
project goals, 1/7 (1988) 95–96  
testability, 1/7 (1988) 103–105  
CVAX CMOS memory controller chip *see* CMCTL  
CVAX floating point accelerator chip *see* CFPA chip  
CVAX memory controller chip *see* CMCTL chip  
CVAX processor, 3/4 (1991) 61, 64, 65  
CVAX Q22-bus interface chip *see* CQBIC  
**D**  
DAS *see* DECimage Application Services  
data compression, 5/2 (1993) 28–29, 33, 59, 66, 74  
6/2 (1994) 64–70  
DLZ1 compression algorithm, 6/2 (1994) 64–65  
*see also* DLT2000 tape drive  
IDRC compression algorithm, 6/2 (1994) 64 *see also* DLT2000 tape drive  
data models, 5/2 (1993) 86, 105  
data representation, 5/3 (1993) 54, 56, 81  
data transmission, 5/2 (1993) 78–80 5/3 (1993) 28  
data types, 5/2 (1993) 19, 29 5/3 (1993) 29–30, 40, 54–55, 57–59, 84  
database availability, 3/1 (1991) 65–69  
database management systems, 5/2 (1993) 50  
5/3 (1993) 80, 87  
datagrams *see also* System Communication Architecture—datagrams  
DCE *see* distributed computing environment  
DDE, 5/2 (1993) 47–48  
DEC DBMS, 4/4 (1992) 153–164  
porting details, 4/4 (1992) 156–163  
porting policies, 4/4 (1992) 154–156  
product architecture, 4/4 (1992) 154  
DEC FDDIcontroller 400, 3/3 (1991) 48–63  
architecture, 3/3 (1991) 48–55  
implementation, 3/3 (1991) 55–61  
performance, 3/3 (1991) 62–63, 64–77  
performance measurements, 3/3 (1991) 71–76  
performance modeling, 3/3 (1991) 65–70  
DEC FDDIcontroller 700 adapter, 3/2 (1991) 85, 87–89, 92  
DEC LANcontroller 400, 3/3 (1991) 36–47  
design, 3/3 (1991) 38–40  
implementation, 3/3 (1991) 40–42  
logic overview, 3/3 (1991) 36–38  
performance, 3/3 (1991) 42–44  
visibility, 3/3 (1991) 44–47  
DEC MedialImpact, 5/2 (1993) 19  
DEC Network Integration Server *see* DECNIS  
DEC Network Integration Server 500 and 600  
*see* DECNIS 500/600  
DEC OSF/1 AXP, 5/3 (1993) 32, 35–36  
DEC OSF/1 Version 3.0 SMP implementation, 6/3 (1994) 29–43  
base operating system adaptation, 6/3 (1994) 32–35  
concurrency and locking, 6/3 (1994) 30–32  
lock package development, 6/3 (1994) 35–38  
performance measurements, 6/3 (1994) 41–42  
quality, 6/3 (1994) 40–41  
scheduler adaptation, 6/3 (1994) 38–40

- DEC Rdb**, 4/4 (1992) 153–164 5/3 (1993) 80, 85–87, 89  
*6/1* (1994) 23–35 *see also* VAX Rdb/VMS  
 performance enhancements, 6/1 (1994) 24–31  
 backup and restore operations, 6/1 (1994) 28–29  
 commit time processing, 6/1 (1994) 26–28  
 multi-statement procedures, 6/1 (1994) 30–31  
 read I/O requests, 6/1 (1994) 25–26  
 sorting, 6/1 (1994) 29–30  
 write I/O requests, 6/1 (1994) 24–25  
 performance measurements, 6/1 (1994) 31–34  
 TPC-A benchmarks, 6/1 (1994) 32–33  
 TPC-A transactions, 6/1 (1994) 32–33  
 porting details, 4/4 (1992) 156–163  
 porting policies, 4/4 (1992) 154–156  
**DEC Rdb for OpenVMS**, 5/2 (1993) 50–63  
**DEC TP WORKcenter**, 5/4 (1993) 47–48  
**DEC 10000 AXP**, 4/4 (1992) 100–110 *see also*  
 DEC 7000 AXP  
 console, 4/4 (1992) 107–108  
 diagnostics, 4/4 (1992) 107–108  
 performance, 4/4 (1992) 109–110  
 power subsystem, 4/4 (1992) 109  
 processor module, 4/4 (1992) 103  
**DEC 3000 AXP**, 4/4 (1992) 66–81  
 clock system, 4/4 (1992) 77  
 components, 4/4 (1992) 78  
 CPU module, 4/4 (1992) 67–71  
 definition, 4/4 (1992) 66–67  
 graphics, 4/4 (1992) 76–77  
 I/O subsystem, 4/4 (1992) 75–76  
 I/O subsystem interface, 4/4 (1992) 73–75  
 manufacturability/testability, 4/4 (1992) 79  
 memory system, 4/4 (1992) 71–73  
 performance, 4/4 (1992) 79–80  
 power and packaging, 4/4 (1992) 78–79  
**DEC 4000 AXP**, 4/4 (1992) 82–99  
 architecture, 4/4 (1992) 83–86  
 CPU module subsystems, 4/4 (1992) 92–93  
 enclosure, 4/4 (1992) 95–96  
 expansion I/O subsystems, 4/4 (1992) 93–94  
 firmware, 4/4 (1992) 96–97  
 I/O module, 4/4 (1992) 93–94  
 mass storage, 4/4 (1992) 93–94  
 memory subsystem, 4/4 (1992) 94–95  
 overview, 4/4 (1992) 82–83  
 performance, 4/4 (1992) 99  
 technology, 4/4 (1992) 86–92  
 I/O bus, 4/4 (1992) 88  
 modules, 4/4 (1992) 88–89  
 system bus clocking, 4/4 (1992) 86–88  
 system bus protocol, 4/4 (1992) 89–92  
**DEC 7000 AXP**, 4/4 (1992) 100–110  
 architecture, 4/4 (1992) 100–101  
 console, 4/4 (1992) 107–108  
 design process, 4/4 (1992) 109–110  
 diagnostics, 4/4 (1992) 107–108  
 I/O subsystem, 4/4 (1992) 105–107  
 memory module, 4/4 (1992) 105  
 performance, 4/4 (1992) 109–110  
 power subsystem, 4/4 (1992) 109  
 processor module, 4/4 (1992) 103–105  
 system interconnect, 4/4 (1992) 101–103  
 system packaging, 4/4 (1992) 108–109  
 technology, 4/4 (1992) 101  
**DEC @aGlance**, 5/2 (1993) 100–112  
**DECaudio**, 5/2 (1993) 65–66, 74  
**DECbridge 500**, 3/2 (1991) 16–17, 53–63  
 design, 3/2 (1991) 53–56  
 development methodology, 3/2 (1991) 62–63  
 NI-side processing, 3/2 (1991) 60–61  
 NI-to-FDDI forwarding, 3/2 (1991) 61–62  
 queue manager, 3/2 (1991) 57–59  
 translation, 3/2 (1991) 59–61  
**DECchip 21064**, 5/2 (1993) 39  
**DECchip 21064 microprocessor**, 6/2 (1994) 49–60,  
 16–18  
 core logic chip set, 6/2 (1994) 49–56  
 cache controller, 6/2 (1994) 54–55  
 functional verification, 6/2 (1994) 56  
 goals, 6/2 (1994) 49–50  
 internal clocking, 6/2 (1994) 55–56  
 memory controller, 6/2 (1994) 53–54  
 overview, 6/2 (1994) 50  
 packaging technology, 6/2 (1994) 54  
 partitioning, 6/2 (1994) 51–52  
 PCI local bus interface, 6/2 (1994) 52–53  
 silicon technology, 6/2 (1994) 55  
**DECchip 21066 microprocessor**, 6/1 (1994) 66–76  
 DRAM data interface, 6/1 (1994) 69  
 graphics-assisting functions, 6/1 (1994) 70  
 internal components, 6/1 (1994) 67, 68  
 logic design verification process, 6/1 (1994) 71–72  
 memory controller, 6/1 (1994) 69  
 packaging, 6/1 (1994) 75–76  
 PCI bus interface, 6/1 (1994) 70–71  
 PLL design issues, 6/1 (1994) 73–75  
 secondary cache, 6/1 (1994) 69–70  
 system application, 6/1 (1994) 67–69  
**DECconcentrator 500**, 3/2 (1991) 17, 70–75  
 hardware development, 3/2 (1991) 70–74  
 software design, 3/2 (1991) 74–75  
**DECdecision**, 2/1 (1990) 60–72  
 design, 2/1 (1990) 61–72  
 Access component, 2/1 (1990) 69–70  
 Calc component, 2/1 (1990) 66–68  
 CDA support, 2/1 (1990) 62–63  
 clipboard, 2/1 (1990) 64–65  
 Control component, 2/1 (1990) 71–72  
 data integration, 2/1 (1990) 61–62  
 DECchart component, 2/1 (1990) 65–66  
 QuickCopy, 2/1 (1990) 63–64  
**DECdecision Builder**, 2/1 (1990) 53–59, 70–71  
 communication model, 2/1 (1990) 56–58  
 goals, 2/1 (1990) 54–55  
 optimization, 2/1 (1990) 58–59  
 sessions, 2/1 (1990) 55–56  
**DECdta**, 3/1 (1991) 11–38  
 architecture, 3/1 (1991) 12, 3/1 (1991) 15–16  
 components, 3/1 (1991) 12–15  
 definition, 3/1 (1991) 11  
**DECdtm services**, 3/1 (1991) 33, 37–43  
 components, 3/1 (1991) 37–38  
 definition, 3/1 (1991) 33

- performance, *3/1 (1991)* 40–41  
 protocol optimizations, *3/1 (1991)* 39–40  
**DECelms**, *3/2 (1991)* 76–84  
 development, *3/2 (1991)* 76–78  
 management functions, *3/2 (1991)* 77, 81–82  
 network management architecture, *3/2 (1991)* 78–80  
 RBMS protocol, *3/2 (1991)* 78–79  
 user interface, *3/2 (1991)* 83–84  
**DECforms**, *3/1 (1991)* 15, 21  
**DECimage Application Services**, *5/2 (1993)* 60  
**DECimage 1200 Accelerator**, *3/4 (1991)* 15–17, 18  
**DECintact**, *3/1 (1991)* 18–32  
 monitor, *3/1 (1991)* 19, 23–26, 27–30, 31  
 multithreaded applications, *3/1 (1991)* 25, 27, 28  
 off-line execution, *3/1 (1991)* 27–30  
 on-line execution, *3/1 (1991)* 23–26  
*see also* transaction processing monitors  
 single-threaded applications, *3/1 (1991)* 25  
 queuing system, *3/1 (1991)* 28–30  
 services, *3/1 (1991)* 19–20  
**DECmcc director**, *5/1 (1993)* 130–142  
 design, *5/1 (1993)* 132–136  
 history, *5/1 (1993)* 130–132  
 implementation, *5/1 (1993)* 137–139  
**DECmodel**, *6/4 (1994)* 50–62  
 architecture, *6/4 (1994)* 55  
 design and implementation, *6/4 (1994)* 55–58  
 goals, *6/4 (1994)* 51  
 processes, activities and messages, *6/4 (1994)* 52–55  
 product delivery, *6/4 (1994)* 61–62  
 user interface, *6/4 (1994)* 58–61  
**DECnet**, *5/1 (1993)* 12–20, 104, 107, 117–128  
*5/2 (1993)* 70  
 distributed network management, *5/1 (1993)* 18–19  
 history, *5/1 (1993)* 12–13  
 open networking, *5/1 (1993)* 13–14  
     OSI, *5/1 (1993)* 13, 15  
     OSI Phase V, *5/1 (1993)* 14–19, 117–128  
         layered architecture, *5/1 (1993)* 15–17  
         network management, *5/1 (1993)* 117–128  
**DECnet for OpenVMS AXP**, *4/4 (1992)* 165–180  
 components, *4/4 (1992)* 169–172  
 porting process, *4/4 (1992)* 172–178  
 project overview, *4/4 (1992)* 165–172  
**DECnet Monitor**, *1/3 (1986)* 122–125  
 design, *1/3 (1986)* 124–125  
 evolution, *1/3 (1986)* 122–123  
 problems, *1/3 (1986)* 123–124  
**DECnet Network Process transport component**  
*see* DNP transport component  
**DECnet protocol**, *4/1 (1992)* 12–13  
**DECnet-DOS**, *1/3 (1986)* 108–116  
 application layer services, *1/3 (1986)* 114–116  
     application program command parsing,  
*1/3 (1986)* 114  
     network management, *1/3 (1986)* 114–115  
         network programming services, *1/3 (1986)* 115–116  
 data link services, *1/3 (1986)* 111–112  
 development issues, *1/3 (1986)* 108–110  
 network layer services, *1/3 (1986)* 112  
 presentation layer services, *1/3 (1986)* 112–114  
 network file transfer, *1/3 (1986)* 112–113  
 network mail, *1/3 (1986)* 114  
 virtual disk and printer, *1/3 (1986)* 113–114  
     virtual terminal service, *1/3 (1986)* 113  
 session layer services, *1/3 (1986)* 112  
 transport layer services (NSP), *1/3 (1986)* 112  
**DECnet-ULTRIX**, *1/3 (1986)* 100–107  
 components, *1/3 (1986)* 102–106  
     file transfers, *1/3 (1986)* 104–105  
     kernel changes, *1/3 (1986)* 102–103  
     mail, *1/3 (1986)* 105–106  
     network management, *1/3 (1986)* 103–104  
     programming interface, *1/3 (1986)* 102  
     remote terminal access, *1/3 (1986)* 105  
 design, *1/3 (1986)* 101  
 performance, *1/3 (1986)* 106  
 project constraints, *1/3 (1986)* 100–101  
 project goals, *1/3 (1986)* 100  
 project management, *1/3 (1986)* 106  
**DECnet-VAX**, *1/3 (1986)* 88–99  
 components, *1/3 (1986)* 91–93  
     NCP, *1/3 (1986)* 92  
     NETACP, *1/3 (1986)* 92  
     NETDRIVER, *1/3 (1986)* 91–92  
     NML, *1/3 (1986)* 92–93  
 foundations, *1/3 (1986)* 88–91  
 performance issues, *1/3 (1986)* 96–98  
     buffer size optimization, *1/3 (1986)* 98  
     NETACP, *1/3 (1986)* 96–97  
     network server processes, *1/3 (1986)* 97  
     node database structure, *1/3 (1986)* 97–98  
     window-based congestion control, *1/3 (1986)* 97  
 VAX/VMS environment, *1/3 (1986)* 93–96  
     ASSIGN and DASSGN, *1/3 (1986)* 94  
     cluster alias address, *1/3 (1986)* 95–96  
     dynamic asynchronous connections, *1/3 (1986)* 96  
     proxy log-in, *1/3 (1986)* 95  
     transparent and nontransparent modes, *1/3 (1986)* 94–95  
**DECnet/OSI for OpenVMS**, *5/1 (1993)* 21–33  
 configuration, *5/1 (1993)* 31–33  
 design, *5/1 (1993)* 21–23  
 network management, *5/1 (1993)* 23–26  
 session control, *5/1 (1993)* 26–29  
 transport implementation, *5/1 (1993)* 29–31  
**DECnet/OSI for ULTRIX**, *5/1 (1993)* 34–43  
 development, *5/1 (1993)* 35  
 Kernel implementation, *5/1 (1993)* 35–39  
 network management, *5/1 (1993)* 40–41  
 overview, *5/1 (1993)* 34–35  
**DECnet/SNA data transfer facility**, *1/9 (1989)* 88  
**DECnet/SNA Gateway**, *1/3 (1986)* 35–53 *1/9 (1989)* 87–94  
 access architecture, *1/3 (1986)* 43–46  
 components, *1/3 (1986)* 48–51  
 management architecture, *1/3 (1986)* 47–48  
 model, *1/9 (1989)* 87–88, 89–94  
 network interconnection issues, *1/3 (1986)* 35–37,  
     40–41  
 product, *1/9 (1989)* 87  
**DECnet/SNA remote job entry**, *1/9 (1989)* 89

- DECnet/SNA 3270 Terminal Emulator**, *1/9 (1989) 88*
- DECNIS**, *5/1 (1993) 71, 5/2 (1993) 72–74, 76–77, 81–82*
- DECNIS 500/600**, *5/1 (1993) 84–98* *see also* frame relay networks  
architecture, *5/1 (1993) 85–89*  
hardware design, *5/1 (1993) 89–92*  
performance measurements, *5/1 (1993) 97–98* *see also* multiprotocol routing systems  
router design, *5/1 (1993) 84–85*  
software design, *5/1 (1993) 92–97*
- DECpc AXP 150**, *6/1 (1994) 59–65* *see also* Alpha AXP PC  
hardware design, *6/1 (1994) 60–63*  
performance, *6/1 (1994) 63–64*  
software design, *6/1 (1994) 63*
- DECperformance Solution software**, *4/1 (1992) 69*
- DECprint common printer supervisor**, *3/4 (1991) 43–53*  
DECprint model of printing, *3/4 (1991) 43–45*  
internal structure, *3/4 (1991) 45–48*  
printing system environment, *3/4 (1991) 48–49*  
special processing, *3/4 (1991) 51–53*
- DECspin**, *5/2 (1993) 65–75*
- DECstation 3100**, *2/2 (1990) 84–88*  
development, *2/2 (1990) 84–88*  
design rules, *2/2 (1990) 85–86*  
processor subsystem, *2/2 (1990) 86–87*  
performance, *2/2 (1990) 88*
- DECstation 5000 series**, *5/2 (1993) 19, 38, 65–66, 74*
- DECvideo**, *5/2 (1993) 65–66, 74*
- DECwindows**, *2/3 (1990) 9–14, 31–32, 44, 60, 74–94*  
architecture, *2/3 (1990) 9–10, 44*  
Ethernet performance, *2/3 (1990) 84–94*  
toolkit *see* XUI toolkit  
VMS Mail, *2/3 (1990) 74–83*  
implementation issues, *2/3 (1990) 77–83*  
initial interface, *2/3 (1990) 75–76*  
window manager, *3/4 (1991) 31–32*
- DECwrite editor**, *2/1 (1990) 73–82*  
relationship with DDIF, *2/1 (1990) 74–82*  
conversion activities, *2/1 (1990) 74–76*  
text processing, *2/1 (1990) 76–82*  
elements, *2/1 (1990) 78–79*  
layout, *2/1 (1990) 80*  
LiveLink connections, *2/1 (1990) 81*  
objects, *2/1 (1990) 79–80*  
styles, *2/1 (1990) 81–82*  
text, *2/1 (1990) 76–78*
- DEMFA** *see* DEC FDDIcontroller 400
- DEMNA** *see* DEC LANcontroller 400
- desktop buses**, *3/4 (1991) 36–37, 38*
- device control libraries**, *3/4 (1991) 49, 52–53*
- DFS**, *1/9 (1989) 16–28, 67, 80–83*  
design, *1/9 (1989) 16–19*  
implementation, *1/9 (1989) 23–25*  
performance, *1/9 (1989) 19–22, 67, 80–83*
- DFS server**, *1/9 (1989) 26–27*
- diacritics**, *5/3 (1993) 10–11, 24, 26, 29, 45–47, 49*
- digital audio**, *5/2 (1993) 28–29*
- Digital eXtended Math Library** *see* DXML
- digital images**, *6/2 (1994) 45, 46–48*  
projection, *6/2 (1994) 46–47*  
visualization, *6/2 (1994) 47–48*
- digital imaging**, *3/4 (1991) 9–12*
- Digital Network Architecture**, *1/3 (1986) 10–32, 39–40*  
design goals, *1/3 (1986) 10–11*  
design principles, *1/3 (1986) 11*  
end communications layer, *1/3 (1986) 17–18*  
evolution, *1/3 (1986) 11–12*  
future directions, *1/3 (1986) 23*  
network applications layer, *1/3 (1986) 15–16*  
network management layer, *1/3 (1986) 14–15*  
overview, *1/3 (1986) 13, 39–40*  
performance analysis, *1/3 (1986) 25–31*  
physical link layer, *1/3 (1986) 22–23*  
routing layer, *1/3 (1986) 18–22*  
session control layer, *1/3 (1986) 16–17*  
traffic analysis, *1/3 (1986) 31–32*  
workload characterization, *1/3 (1986) 31–32*
- digital video**, *5/2 (1993) 19–21*
- disk drives**, *1/8 (1989) 61–73, 81–87*  
adaptive runout correction system, *1/8 (1989) 65–72*  
automatic bias force correction, *1/8 (1989) 64–65*  
control tools, *1/8 (1989) 72–73*  
embedded servo systems, *1/8 (1989) 61–64*  
performance, *1/8 (1989) 81–87*  
phase shift, *1/8 (1989) 81–82*
- Display PostScript System**, *2/3 (1990) 64–73*  
DECwindows implementation, *2/3 (1990) 65–71*  
features, *2/3 (1990) 64–65*
- distributed quality function deployment**, *5/4 (1993) 23, 36–46, 47–48, 55*
- distributed system performance evaluation**  
methodology, *1/9 (1989) 62–75*  
case studies, *1/9 (1989) 68–75*  
performance, *1/9 (1989) 63–64*  
testing, *1/9 (1989) 64–66*
- distributed systems**, *5/3 (1993) 37–39, 53, 84*
- dithering**, *5/2 (1993) 10–15, 25, 66*
- DLT2000 tape drive**, *6/2 (1994) 62–71*  
data compression tests, *6/2 (1994) 65–70*  
benchmark tests, *6/2 (1994) 66, 70*  
operating system-based tests, *6/2 (1994) 65–66, 67–68*  
throughput tests, *6/2 (1994) 66–67, 68–69*  
overview, *6/2 (1994) 62–64*
- DNA** *see* Digital Network Architecture
- DNP transport component**, *4/1 (1992) 40–46*  
design, *4/1 (1992) 43–45*
- DNS**, *1/9 (1989) 9–15, 65–67, 83–86*  
architecture, *1/9 (1989) 11–13*  
performance, *1/9 (1989) 83–86*
- downtime**, *3/1 (1991) 65*  
scheduled, *3/1 (1991) 65, 68–69*  
unexpected, *3/1 (1991) 65, 66–68*
- DQFD** *see* distributed quality function deployment
- durability**, *3/1 (1991) 10, 14, 34*  
definition, *3/1 (1991) 10*
- DXML**, *6/3 (1994) 44–56*  
BLAS, *6/3 (1994) 45–46*  
LAPACK, *6/3 (1994) 45, 46*  
performance measurements, *6/3 (1994) 48–55*

signal processing, 6/3 (1994) 45, 46  
software design, 6/3 (1994) 47–48  
sparse linear system solvers, 6/3 (1994) 45, 46–47  
dynamic reconfiguration, 3/4 (1991) 38

## E

**EB64+** evaluation kit, 6/2 (1994) 56–60  
design evolution, 6/2 (1994) 58–59  
performance, 6/2 (1994) 59–60  
**electromigration**, 4/2 (1992) 114–125  
reliability qualification, 4/2 (1992) 121–125  
scaling model, 4/2 (1992) 115–120  
**electronic mail system** *see* EMS  
**EMA**, 5/1 (1993) 117–129  
node entity class, 5/1 (1993) 121–124  
OSI transport module, 5/1 (1993) 124–125  
support services, 5/1 (1993) 125–127  
**EMS**, 1/9 (1989) 38–39  
encapsulation, 5/2 (1993) 93–95  
encoding, 5/2 (1993) 21–23, 25, 34–35  
**Enterprise Management Architecture** *see* EMA  
**eXcursion for Windows**, 4/1 (1992) 56–67  
design, 4/1 (1992) 57–63  
performance considerations, 4/1 (1992) 59–60  
use of Windows resources, 4/1 (1992) 58–59  
input device handling, 4/1 (1992) 65–66  
X architecture, 4/1 (1992) 61–63  
**execution controller**, 3/1 (1991) 21, 30, 31  
**extended environment, commercial off-the-shelf computer** *see* Raytheon E'COTS system

## F

**FDDI**, 3/2 (1991) 10–41, 65–70, 78–92  
components, 3/2 (1991) 12–13  
data link, 3/2 (1991) 31–41  
CAM chip, 3/2 (1991) 38–39  
FCIS algorithm, 3/2 (1991) 33–34  
MAC chip, 3/2 (1991) 37–38  
ring purging algorithm, 3/2 (1991) 34–35  
RMC chip, 3/2 (1991) 35–37  
history, 3/2 (1991) 10–12  
MAC protocol, 3/2 (1991) 32–33  
performance, 3/3 (1991) 78–88  
**physical layer**, 3/2 (1991) 19–30  
distributed clocking scheme, 3/2 (1991) 22–25  
optical link design, 3/2 (1991) 25–28  
bandwidth allocation, 3/2 (1991) 26–27  
jitter budget, 3/2 (1991) 27–28  
PHY port, 3/2 (1991) 19–22  
physical link error process, 3/2 (1991) 28–30  
stations, 3/2 (1991) 12–13  
dual attachment concentrators, 3/2 (1991) 13, 20  
dual attachment stations, 3/2 (1991) 12–13, 20, 69  
single attachment stations, 3/2 (1991) 12, 13, 20, 68–69  
topologies, 3/2 (1991) 13–15, 19–20, 65–67, 70  
dual homing, 3/2 (1991) 65, 70  
dual ring of trees, 3/2 (1991) 66–67

dual trunk rings, 3/2 (1991) 13–14  
tree rings, 3/2 (1991) 13–14  
**ULTRIX implementation**, 3/2 (1991) 86–92  
**file servers**, 1/9 (1989) 46–49 5/2 (1993) 42 *see also* DFS server  
**file system**, 4/1 (1992) 16–18  
filtering, 5/2 (1993) 9–11, 34–36  
font daemon, 3/4 (1991) 32–33  
fonts, 2/3 (1990) 50 5/3 (1993) 24, 44, 56, 58, 70–73  
*see also* X server-fonts  
**fourth-generation language (4GL)** *see* VAX RALLY  
**frame relay networks**, 5/1 (1993) 99–106 *see also* DECNIS 500/600 FRBS, 5/1 (1993) 99–100 standards, 5/1 (1993) 105–106  
**functional analysis**, 5/4 (1993) 49

## G

**GEM compiler**, 4/4 (1992) 121–136  
architecture, 4/4 (1992) 121–122  
branch instructions, 4/4 (1992) 133–134  
code generation, 4/4 (1992) 127–132  
engineering, 4/4 (1992) 134–135  
field merging, 4/4 (1992) 132–133  
optimization, 4/4 (1992) 124–127  
order of processing, 4/4 (1992) 122–123  
**generalized semi-Markov process** *see* GSMP  
**GIGAswitch system**, 6/1 (1994) 9–22  
clock card, 6/1 (1994) 16  
design issues, 6/1 (1994) 10–16  
FDDI line card, 6/1 (1994) 17–18  
hardware, 6/1 (1994) 9–10  
network management, 6/1 (1994) 20  
performance measurements, 6/1 (1994) 20–21  
switch control processor, 6/1 (1994) 16–17  
testing, 6/1 (1994) 20  
**glyphs**, 5/3 (1993) 10–11, 18, 21, 23, 56, 58, 64  
**Graphical Kernel System** *see* VAX GKS  
**GSMP**, 1/5 (1987) 96–98

## H

**Hierarchical Storage Controllers**, 1/5 (1987) 8–9, 58 1/8 (1989) 8–37  
buses, 1/8 (1989) 10  
contention, 1/8 (1989) 26–31  
fragment request blocks, 1/8 (1989) 18–22  
hardware, 1/8 (1989) 9–10  
interprocessor communication, 1/8 (1989) 10–18  
latency, 1/8 (1989) 31–36  
optimization techniques, 1/8 (1989) 8–9  
performance, 1/8 (1989) 25–37  
queuing, 1/8 (1989) 11–12  
**hot carriers**, 4/2 (1992) 100–113  
**HOUSE benchmark**, 3/4 (1991) 64  
**HSC** *see* Hierarchical Storage Controllers

## I

**icons**, 2/3 (1990) 46–50 5/3 (1993) 16–17  
**IMA** *see* Interactive Multimedia Association

image compression, 5/2(1993)9, 19, 21–26  
image processing, 6/2(1994)45  
imaging, 5/2(1993)9, 41–42 3/4(1991)9–12  
indexing, 5/2(1993)41, 43, 47, 51  
information retrieval, 5/2(1993)8  
inspection, 5/4(1993)10, 14–15, 47, 53  
intensity factor, 3/1(1991)62  
Interactive Multimedia Association, 5/2(1993)30  
IOS *see* ALL-IN-1 Integrated Office System  
I/O devices, 5/3(1993)58, 69–73, 98, 100, 104  
I<sup>C</sup> technology, 3/4(1991)37, 38

## J

Japanese language, 5/3(1993)9, 11, 48, 63–64, 97  
Joint Photographic Experts Group *see* JPEG  
journaling, 5/2(1993)52–53, 56  
JPEG, 3/4(1991)22–23 5/2(1993)9, 66, 75

## K

KAP preprocessor, 6/3(1994)57–70  
parallelism mapping process, 6/3(1994)57–61  
performance measurements, 6/3(1994)66–68  
technology, 6/3(1994)61–65  
keyboards, 5/3(1993)13, 68, 70, 97  
Korean language, 5/3(1993)9, 63, 65  
Kubota 3D imaging and graphics accelerator, 6/2(1994)34–45  
volume rendering implementation, 6/2(1994)42–45

## L

LANBridge 100, 1/3(1986)66–72  
development, 1/3(1986)66–72  
design goals, 1/3(1986)66–67  
Ethernet interface, 1/3(1986)68  
network address look-up, 1/3(1986)68–69  
packet memory, 1/3(1986)69–70  
processor logic, 1/3(1986)67–68  
language, 5/3(1993)8–9  
Language-Sensitive Editor, 1/6(1988)12–13, 28–39  
background, 1/6(1988)28–31, 38  
Edith, 1/6(1988)30–31  
SCA, 1/6(1988)36–37  
syntax support, 1/6(1988)31–35  
LANs *see* local area networks  
LAPS protocol *see* local area printserver protocol  
LAST protocols, 4/1(1992)25, 28, 29, 30  
LAT *see* local area transport  
LiveLink connections, 2/1(1990)49–50  
local area networks, 1/3(1986)54–72 5/2(1993)71–72, 75  
application needs, 1/3(1986)54–56  
bridges, 1/3(1986)59  
extended architecture, 1/3(1986)59–66  
bridges, 1/3(1986)64–66  
goals, 1/3(1986)59–60  
overview, 1/3(1986)61–62  
performance, 1/3(1986)62–63

interconnection alternatives, 1/3(1986)57–58  
overview, 1/3(1986)54  
technology alternatives, 1/3(1986)56–57  
local area printserver protocol, 3/4(1991)55–56  
local area system-transport protocols  
*see* LAST protocols  
local area transport, 1/3(1986)73–87  
architecture, 1/3(1986)76–83  
development, 1/3(1986)74–75  
implementations, 1/3(1986)83–87  
Local Area VAXcluster systems, 1/5(1987)8–10, 27–35, 57–68  
availability, 3/3(1991)27–35  
multiple-adapter support, 3/3(1991)27–31  
network delay detection, 3/3(1991)31–32  
network failure analysis, 3/3(1991)32–35  
booting, 1/5(1987)65–67  
configurations, 1/5(1987)57–58  
Ethernet, 1/5(1987)9, 59–68  
PEDRIVER, 1/5(1987)59–63  
locking, 1/5(1987)47–49  
Lotus 1-2-3, 5/3(1993)17–18  
LSE *see* Language-Sensitive Editor

## M

Macrocell Array *see* MCA III  
magnetic disks, 5/2(1993)43, 45, 53, 54  
magnetic recording technology, 1/8(1989)56–60  
MAILbus, 1/9(1989)37, 42, 43  
ManageWORKS, 6/4(1994)63–74  
design, 6/4(1994)65–66  
internals, 6/4(1994)68–73  
user interface, 6/4(1994)66–68  
Manufacturing Data Access *see* MDA  
manufacturing systems, 5/2(1993)100–102  
mapping, 5/3(1993)24–25, 43, 67  
Mass Storage Control Protocol, 1/5(1987)15–16, 31, 58 1/8(1989)18–20  
massively parallel processors *see* MPPs  
MCA III, 2/4(1990)45–60  
clock distribution chip, 2/4(1990)47–60  
division chip, 2/4(1990)53–55  
gate array, 2/4(1990)45–47  
multiplication chip, 2/4(1990)50–53  
self-timed RAM, 2/4(1990)58–60  
self-timed register file chip, 2/4(1990)50, 51  
vector register file chip, 2/4(1990)55–58  
MDA, 1/4(1987)136–141  
Megadoc, 5/2(1993)41–49  
message handling system model, 1/9(1989)39–40  
Message Router Transfer Service, 1/9(1989)40–41  
metadata, 5/3(1993)40, 80–81  
microprocessor operating modes, 4/1(1992)47–48  
Microsoft LAN Manager, 4/1(1992)12, 27–28  
redirector, 4/1(1992)27–28  
Microsoft Networks/OpenNET Architecture, 1/9(1989)44–46  
Microsoft Windows, 5/2(1993)41, 47–48, 108  
Microsoft Windows operating modes, 4/1(1992)48–49

- Microsoft Windows virtual device drivers**, *4/1 (1992) 47, 51–55*
- MicroVAX II**, *1/2 (1986) 37–65, 76–77, 100–105*  
architecture, *1/2 (1986) 76–77*  
CAD tools, *1/2 (1986) 45–47, 48–55*  
interconnect and system verification, *1/2 (1986) 52–53*  
logic and circuit simulation, *1/2 (1986) 52*
- CPU board, *1/2 (1986) 37–47*  
components, *1/2 (1986) 44–45*  
functions, *1/2 (1986) 38–41*  
memory subsystem, *1/2 (1986) 41–43*  
single board design, *1/2 (1986) 38*
- porting ULTRIX, *1/2 (1986) 100–105*
- workstation, *1/2 (1986) 56–65*  
User Interface Services, *1/2 (1986) 58–64*  
display windows/viewports, *1/2 (1986) 61–62*  
implementation, *1/2 (1986) 63–64*  
mouse, *1/2 (1986) 62–63*  
virtual displays, *1/2 (1986) 59–61*  
virtual keyboards, *1/2 (1986) 62*
- VCB01 hardware graphics controller, *1/2 (1986) 57*
- VCB01 video device driver, *1/2 (1986) 58–59*
- MicroVAX 3100 Model 90**, *4/3 (1992) 73–81*  
design, *4/3 (1992) 73–81*  
console, *4/3 (1992) 78–79*  
CPU core, *4/3 (1992) 75–78*  
design goals, *4/3 (1992) 73–74*  
design tools, *4/3 (1992) 79–80*  
diagnostics, *4/3 (1992) 78, 79*  
I/O subsystem, *4/3 (1992) 78*  
memory subsystem, *4/3 (1992) 78*  
performance, *4/3 (1992) 80*  
system overview, *4/3 (1992) 74*
- MicroVAX 3500/3600**, *1/7 (1988) 79–86, 87–94*  
processor module, *1/7 (1988) 79–86, 87–94*  
CFPA chip, *1/7 (1988) 81* *see also CFPA chip*  
CPU, *1/7 (1988) 80–81* *see also CVAX chip*  
CQBIC, *1/7 (1988) 82–84* *see also CQBIC*  
design partitioning, *1/7 (1988) 80*  
first-level cache, *1/7 (1988) 81, 88–89*  
hardware interrupts, *1/7 (1988) 84–85*  
KA650 *see processor module*  
memory controller, *1/7 (1988) 82*  
overview, *1/7 (1988) 87–88*  
performance, *1/7 (1988) 85*  
reliability, *1/7 (1988) 85–86*  
second-level cache, *1/7 (1988) 81–82, 89–90*  
design, *1/7 (1988) 90–93*  
performance, *1/7 (1988) 93–94*  
system support functions, *1/7 (1988) 84*  
technology, *1/7 (1988) 79–80*  
testability, *1/7 (1988) 86*
- MicroVAX 4000 Model 90**, *4/3 (1992) 82–91*  
breadboard system, *4/3 (1992) 88–89*  
components, *4/3 (1992) 83–84*  
core, *4/3 (1992) 84–85*  
design methodology, *4/3 (1992) 82–83*  
graphics subsystem, *4/3 (1992) 86–87*  
I/O subsystem, *4/3 (1992) 85–87*
- memory subsystem, *4/3 (1992) 84*  
performance, *4/3 (1992) 89–90*  
physical design, *4/3 (1992) 88*
- MicroVAX 78034 chip** *see CVAX chip*
- MOSAIC III (Motorola product)**, *2/4 (1990) 43–44, 45*
- Motion Picture Experts Group**, *5/2 (1993) 9, 20, 33, 66, 75*
- MPEG** *see Motion Picture Experts Group*
- MPPs**, *6/2 (1994) 8*
- MSCP** *see Mass Storage Control Protocol*
- MS-DOS files**, *1/9 (1989) 46–47*
- multimedia**, *3/4 (1991) 24–25*
- multiprotocol routing systems**, *5/1 (1993) 70–83*  
*see also DECNIS*  
network management, *5/1 (1993) 76–78*  
performance, *5/1 (1993) 78–80*  
product overview, *5/1 (1993) 70–71*  
routing algorithm stability, *5/1 (1993) 72–74*  
software development, *5/1 (1993) 71–72*
- mx (ULTRIX MIPS translator)** *see binary translation—mx*

## N

- NetBIOS**, *4/1 (1992) 10–11, 29, 41*
- NetWare software**, *4/1 (1992) 11*
- network basic I/O system** *see NetBIOS*
- network congestion**, *5/2 (1993) 65, 71*
- network management**, *1/3 (1986) 117–128* *6/4 (1994) 63–74* *5/1 (1993) 117–129*  
distributed network management, *1/3 (1986) 118–122*  
evolution, *1/3 (1986) 117–118*  
future developments, *1/3 (1986) 127–128*
- network names**, *1/9 (1989) 10–11*
- NMCC/DECnet Monitor**, *1/3 (1986) 129–141*  
design, *1/3 (1986) 129–141*  
data evaluation, *1/3 (1986) 133*  
data model, *1/3 (1986) 130–132*  
kernel, *1/3 (1986) 130–136*  
news function, *1/3 (1986) 132–133*  
NMCC software, *1/3 (1986) 130*  
reports package, *1/3 (1986) 140–141*  
request/response operation, *1/3 (1986) 132*  
requirements, *1/3 (1986) 129–130*  
user interface, *1/3 (1986) 136–140*  
action routines, *1/3 (1986) 137–139*  
presentation modules, *1/3 (1986) 139–140*
- NVAX (integrated circuit)**, *4/3 (1992) 11–36, 38–46*  
design, *4/3 (1992) 13–18, 38–46*  
architectural design, *4/3 (1992) 13–18*  
C-box, *4/3 (1992) 16–17*  
E-box, *4/3 (1992) 15*  
F-box, *4/3 (1992) 15, 19*  
I-box, *4/3 (1992) 13, 15*  
M-box, *4/3 (1992) 16*  
pipeline operation, *4/3 (1992) 17–18*  
electrical design, *4/3 (1992) 13*  
logical verification, *4/3 (1992) 38–46*  
bug tracking, *4/3 (1992) 44*  
modeling, *4/3 (1992) 39*  
prototype chip verification, *4/3 (1992) 44*  
pseudorandom exercisers, *4/3 (1992) 39–42*  
results, *4/3 (1992) 45–46*

schematic verification, 4/3 (1992) 43–44  
tests, 4/3 (1992) 42–43  
**physical design**, 4/3 (1992) 13  
design methodology, 4/3 (1992) 18–20, 24–35  
design challenges, 4/3 (1992) 26  
design evolution, 4/3 (1992) 18–20  
design goals, 4/3 (1992) 25–26  
floor plan techniques, 4/3 (1992) 28–29  
layout verification tools, 4/3 (1992) 31–34  
M3 (third metal layer), 4/3 (1992) 29–31  
performance model, 4/3 (1992) 26–27  
RTL model, 4/3 (1992) 26–27  
interfaces, 4/3 (1992) 12  
related CAD tools, 4/3 (1992) 35–36  
special features, 4/3 (1992) 21–22  
**NVAX+** *see NVAX (integrated circuit)*

## O

**Open Software Foundation** *see OSF*  
**open systems interconnection** *see OSI*  
**OpenVMS AXP**, 4/4 (1992) 111–120, 5/4 (1993) 69  
architectural changes, 4/4 (1992) 113–117  
overview, 4/4 (1992) 111–112  
performance, 4/4 (1992) 117–120  
porting from VAX, 4/4 (1992) 111–120  
VAX MACRO-32 code, 4/4 (1992) 112–113  
**OpenVMS Management Station**, 6/4 (1994) 75–88  
components, 6/4 (1994) 80–88  
client component, 6/4 (1994) 80–82  
communications component, 6/4 (1994) 82, 84–85  
server component, 6/4 (1994) 85–88  
overview, 6/4 (1994) 75  
structure, 6/4 (1994) 78–80  
system configurations, 6/4 (1994) 76–78  
user accounts, 6/4 (1994) 75–76  
**optical disks**, 5/2 (1993) 43, 44, 51, 53–54  
**OR mode memory**, 3/4 (1991) 66, 67  
**ordering**, 5/3 (1993) 43–50  
**OSF**, 2/3 (1990) 32, 39–40, 39–40 5/2 (1993) 19, 108  
**OSF/1**, 5/3 (1993) 32, 35  
**OSI**, 5/1 (1993) 107–116  
FTAM, 5/1 (1993) 111–113  
standards, 5/1 (1993) 107

## P

**page layup**, 3/4 (1991) 51–52  
**parallel vector processors** *see PVPs*  
**parsing**, 5/3 (1993) 43–50  
**PATHWORKS client-server workloads**, 4/1 (1992)  
68–75  
performance modeling, 4/1 (1992) 71–74  
**PATHWORKS for ULTRIX**, 4/1 (1992) 31–39  
file server, 4/1 (1992) 31–39  
configurations, 4/1 (1992) 38–39  
file system, 4/1 (1992) 34–37  
byte range locking, 4/1 (1992) 36  
mapping, 4/1 (1992) 34–36  
open mode locking, 4/1 (1992) 36–37

management interface, 4/1 (1992) 33–34  
network interface, 4/1 (1992) 34  
performance, 4/1 (1992) 37–38  
printing, 4/1 (1992) 37  
process model, 4/1 (1992) 31–33  
security, 4/1 (1992) 38  
**PATHWORKS for VMS**, 4/1 (1992) 15–23  
file server, 4/1 (1992) 15–23  
architecture, 4/1 (1992) 15–16  
configuration, 4/1 (1992) 22  
file sharing, 4/1 (1992) 21–22  
file system, 4/1 (1992) 16–18  
byte range locking, 4/1 (1992) 17–18  
mapping, 4/1 (1992) 16–18  
**PCSA\_MANAGER utility**, 4/1 (1992) 22  
performance, 4/1 (1992) 18–20, 24–26  
data caching, 4/1 (1992) 18–19  
printing, 4/1 (1992) 21  
security, 4/1 (1992) 20–21  
**PATHWORKS product family**, 4/1 (1992) 8–15  
6/4 (1994) 63–64  
**PATHWORKS transport interface**, 4/1 (1992) 24–30  
**PBX facilities management** *see P/FM*  
**PC Operating Systems**, 4/1 (1992) 9–10  
**PEX**, 2/3 (1990) 52–63  
data flow, 2/3 (1990) 54–55  
design requirements, 2/3 (1990) 53–54  
execution semantics, 2/3 (1990) 55–56  
rendering, 2/3 (1990) 56–58  
resources, 2/3 (1990) 56  
structure traversals, 2/3 (1990) 59–61  
**PHIGS/PHIGS+ extension to X** *see PEX*  
**pixels**, 3/4 (1991) 10 6/2 (1994) 34–35, 45  
**POLYCENTER Software Distribution**, 6/4 (1994)  
89–100  
design, 6/4 (1994) 90–91  
fetch operation, 6/4 (1994) 95–96  
initial system load, 6/4 (1994) 89, 91–94, 97–99  
install operation, 6/4 (1994) 96–97  
platforms, 6/4 (1994) 97–99  
software environment, 6/4 (1994) 89–90  
**Portable Operating System Interface for Computer Environments** *see POSIX*  
**POSIX**, 5/3 (1993) 32–33, 36–38, 46–47, 50  
**PrintServer 20**, 3/4 (1991) 61, 62, 70–72  
performance, 3/4 (1991) 70–72  
**product performance metrics**, 1/9 (1989) 78–79  
**Programmer's Hierarchical Interactive Graphical System** *see VAX PHIGS*  
**Project Athena**, 2/3 (1990) 10, 5/2 (1993) 66  
pull-down menus, 2/3 (1990) 46–47, 50  
pulse code modulation, 5/2 (1993) 28, 30  
**PVPs**, 6/2 (1994) 8  
**P/FM**, 1/3 (1986) 125–127  
evolution, 1/3 (1986) 126–127

## Q

**QIO interface**, 4/1 (1992) 25, 26, 27, 29  
**questionnaires**, 5/4 (1993) 22, 38, 61, 72–73

## R

RAID, 6/4 (1994) 5–25  
Raytheon E'COTS system, 6/2 (1994) 22–33  
  built-in test, 6/2 (1994) 32–33  
  characteristics, 6/2 (1994) 23  
  parts selection, 6/2 (1994) 31–32  
PCI I/O, 6/2 (1994) 31  
planned upgrades, 6/2 (1994) 33  
single module design, 6/2 (1994) 23–31  
  cooling, 6/2 (1994) 25, 27–29  
  design, 6/2 (1994) 23–24  
  space trade-offs, 6/2 (1994) 29–30  
  technical specifications, 6/2 (1994) 24  
  thermal trade-offs, 6/2 (1994) 30–31  
VME 64 backplane bus, 6/2 (1994) 23, 24  
**RA90**, 1/8 (1989) 46–56  
  capacity, 1/8 (1989) 47–49  
  reliability, 1/8 (1989) 51–55  
  speed, 1/8 (1989) 49–51  
  system interface, 1/8 (1989) 55  
redundant arrays of inexpensive disks *see* RAID  
reengineering, 5/3 (1993) 53–54, 77, 85–88  
**Reid-Kent protocol**, 3/4 (1991) 56, 59  
remote booting, 1/9 (1989) 49–50  
remote procedure calls, 5/2 (1993) 107 5/3 (1993) 37  
**Remote System Manager** *see* RSM  
requirements definition, 5/4 (1993) 19–20, 47–49  
resource managers, 3/1 (1991) 13–14, 34  
  definition, 3/1 (1991) 34  
  queue, 3/1 (1991) 13–14  
  recoverable, 3/1 (1991) 13  
**RETrACE analysis system**, 3/4 (1991) 62–63, 66  
**RetrievAll**, 5/2 (1993) 46–47  
**RISC systems**, 2/2 (1990) 89–95  
  compiler optimization, 2/2 (1990) 89–95  
routing architecture, 5/1 (1993) 62–69  
  data packet formats, 5/1 (1993) 62–63  
  routing protocols, 5/1 (1993) 64–68  
    IS-IS protocol, 5/1 (1993) 64–68  
**RPC** *see* remote procedure calls  
**RQDX3 (disk controller)**, 1/2 (1986) 66–75  
  architecture, 1/2 (1986) 70–75  
  disk controller subsystem, 1/2 (1986) 74  
  memory subsystem, 1/2 (1986) 72–73  
  microprocessor subsystem, 1/2 (1986) 74  
  Q-bus subsystem, 1/2 (1986) 74  
design, 1/2 (1986) 66–68  
development, 1/2 (1986) 68–69  
reliability and testing, 1/2 (1986) 69–70  
**RSM**, 1/9 (1989) 29–36, 67–68 *see also* POLYCENTER  
Software Distribution  
  backup and restore services, 1/9 (1989) 34–35  
  basic operation services, 1/9 (1989) 32  
  software distribution services, 1/9 (1989) 32–34  
**RTLs**, 5/3 (1993) 53, 55–56, 69, 74  
run-time libraries *see* RTLs

## S

**SCA**, 1/5 (1987) 7, 10–12, 22–28, 32, 39–41, 59, 63–65  
  block data, 1/5 (1987) 10–12

buffer management, 1/5 (1987) 23–24  
cluster configuration management, 1/5 (1987) 23  
connection management, 1/5 (1987) 24–26, 32, 39–41  
datagrams, 1/5 (1987) 10–12  
directory services, 1/5 (1987) 26  
layers, 1/5 (1987) 59, 63–65  
messages, 1/5 (1987) 10, 12  
  performance measurements, 1/5 (1987) 28  
**SCAN language**, 1/6 (1988) 40–46  
scanning, 5/2 (1993) 42, 47, 50, 63  
scan-erase mode memory, 3/4 (1991) 67, 68  
**SCHEM benchmark**, 3/4 (1991) 64  
scroll bars, 2/3 (1990) 47, 49–51  
**SCSI-2**, 6/4 (1994) 5–11, 17, 23–25  
**SEI** *see* Software Engineering Institute  
**server message block protocol** *see* SMB protocol  
shadowing *see* volume shadowing  
**SMB protocol**, 4/1 (1992) 15, 28, 40  
**SMB server symbiont interface**, 3/4 (1991) 49  
**SMP** *see* software motion pictures  
**SMT standard**, 3/2 (1991) 43–47  
  CMT, 3/2 (1991) 43–45  
  frame-based services, 3/2 (1991) 46–47  
  ring management, 3/2 (1991) 45–46  
**SNA**, 1/3 (1986) 37–43, 1/9 (1989) 87  
  overview, 1/3 (1986) 37–39  
  product architecture, 1/3 (1986) 41–43  
**SOC processor**, 3/4 (1991) 65–66  
software development, 5/4 (1993) 9, 47, 59, 62  
software development environment, 1/6 (1988)  
  10–19, 48  
  software life cycle, 1/6 (1988) 10–15, 48  
  tools, 1/6 (1988) 11–18  
**Software Engineering Institute**, 5/4 (1993) 59–60  
software localization, 5/3 (1993) 8, 53–54, 77, 85  
software metrics, 5/4 (1993) 55–56, 65–66, 70  
software motion pictures, 5/2 (1993) 19–26, 61  
software productivity, 1/6 (1988) 20–27, 51  
  5/4 (1993) 59  
  background, 1/6 (1988) 20–22  
  definition, 1/6 (1988) 51  
  metrics, 1/6 (1988) 23–27  
  tools, 1/6 (1988) 22–23  
**software quality**, 5/4 (1993) 11, 59, 69–70  
**software testing**, 6/4 (1994) 64, 72  
**software usability engineering**, 1/6 (1988) 119,  
  125–133  
  evolutionary delivery, 1/6 (1988) 129–130  
  of VAX NOTES, 1/6 (1988) 119  
  processes, 1/6 (1988) 125–126  
  usability specifications, 1/6 (1988) 127–129  
**Sound Picture Information Networks** *see* SPIN  
**source code**, 5/3 (1993) 88–89  
**SPIN**, 5/2 (1993) 65  
**SQL**, 5/2 (1993) 51, 59 5/3 (1993) 80–82  
**SSC chip**, 1/7 (1988) 121–128  
  console and boot code support, 1/7 (1988) 122–124  
  project goals, 1/7 (1988) 121–122  
  timers, 1/7 (1988) 125–126  
  UARTs, 1/7 (1988) 124–125

**Standard Query Language** *see* SQL  
**standards**  
CCITT group 3 and group 4 standards, *3/4 (1991)* 10, 13, 17  
CCITT X.400 Recommendations, *1/9 (1989)* 42  
DoD-STD-2167A, *5/4 (1993)* 49  
GKS *see* VAX GKS  
IEEE 802, *3/2 (1991)* 11  
ISO 10646, *5/3 (1993)* 15, 21–22, 37–38, 44, 50, 56, 85  
ISO 2022, *5/3 (1993)* 26, 28, 66–67, 81–82, 85  
ISO 6937, *5/3 (1993)* 48  
ISO 8571 FTAM, *5/1 (1993)* 111–113  
ISO 8859, *5/3 (1993)* 24–25, 34–35, 48  
ISO 9040, *5/1 (1993)* 113–115  
ISO 9041, *5/1 (1993)* 113–115  
ISO 9542 protocol, *1/9 (1989)* 55–59  
ISO/IEC 3166, *5/3 (1993)* 37  
ISO/IEC 639, *5/3 (1993)* 37  
ISO/IEC 9075, *5/3 (1993)* 80  
ISO/IEC 9579, *5/3 (1993)* 84  
ISO/IEC 9899, *5/3 (1993)* 32, 58  
ISO/IEC 9945, *5/3 (1993)* 32, 36, 46  
OSI *see* DECnet  
PHIGS *see* VAX PHIGS  
**static imaging**, *3/4 (1991)* 11–12  
**station management standard** *see* SMT standard  
**stations**, *3/2 (1991)* 12–15, 20, 68–69  
**storage technology**, *5/2 (1993)* 52–53, 58  
**StorageWorks**, *6/4 (1994)* 5–25  
availability, *6/4 (1994)* 5–17  
open systems capability, *6/4 (1994)* 5–7  
performance, *6/4 (1994)* 17–25  
**symmetric multiprocessing** *see* VMS SMP  
**System Communication Architecture** *see* SCA  
**system management**, *1/9 (1989)* 30, 28  
definition, *1/9 (1989)* 28  
**system support chip** *see* SSC chip  
**Systems Network Architecture** *see* SNA

## T

**TCP/IP**, *4/1 (1992)* 11, *135/2 (1993)* 70, 104, 107  
**TCP/IP networking**, *5/1 (1993)* 44–61  
experiments, *5/1 (1993)* 56–58  
OSF/1, *5/1 (1993)* 46–49  
**TeamLinks**, *5/4 (1993)* 18–35  
development, *5/4 (1993)* 21–34  
overview, *5/4 (1993)* 18–21  
**teleconferencing**, *5/2 (1993)* 8, 44, 65–66 *5/4 (1993)* 38  
**TELEPRO** *see* voice management  
**test programs**, *1/9 (1989)* 51  
**text editing**, *5/3 (1993)* 29, 69, 76, 86  
**text formatting**, *5/3 (1993)* 13–16, 27–28  
**text processing**, *5/3 (1993)* 24–29, 56–58, 97–98  
**Thai language**, *5/3 (1993)* 9–10  
**thin film heads**, *1/8 (1989)* 74–80  
Kerr effect, *1/8 (1989)* 75–77  
**throughput**, *1/5 (1987)* 81  
**TIE** *see* binary translation—TIE  
**title bars**, *2/3 (1990)* 47–50

**TK50**, *1/2 (1986)* 86–98  
compacTape cartridge, *1/2 (1986)* 87–89  
design, *1/2 (1986)* 86–87  
Q-bus controller, *1/2 (1986)* 95–98  
tape transport, *1/2 (1986)* 89–95  
**transaction processing**, *3/1 (1991)* 10, 18  
**transaction processing model**, *3/1 (1991)* 38–39  
**transaction processing monitors**, *3/1 (1991)* 18–32  
*see also* DECintact  
**transaction processing systems**, *3/1 (1991)* 45–58, 64  
performance, *3/1 (1991)* 45–57  
comprehensive analytical model, *3/1 (1991)* 52–57  
TPC Benchmark A, *3/1 (1991)* 46–52  
sizing, *3/1 (1991)* 58, 64  
**transactions**, *3/1 (1991)* 10, 15, 34, 60, 70  
**transient faults**, *3/1 (1991)* 82, 84  
**transmission control protocol/Internet protocol**  
*see* TCP/IP  
**Turbo PrintServer 20 Controller**  
design, *3/4 (1991)* 61–70  
hardware design, *3/4 (1991)* 66–69  
performance, *3/4 (1991)* 70–72  
**two-phase commit operations**, *3/1 (1991)* 15–16  
**two-phase commit protocol**, *3/1 (1991)* 35–37

## U

**UID file**, *2/3 (1990)* 37–38, 40–42  
**UIS** *see* MicroVAX II—workstation—User Interface Services  
**ULTRIX**, *3/2 (1991)* 85–86  
**Unicode**, *5/3 (1993)* 21–31, 38, 56–57, 85  
**universal transmission format**, *5/3 (1993)* 28, 38, 59  
**UNIX**, *1/2 (1986)* 99–100  
**User Interface Language**, *2/3 (1990)* 34–43  
history, *2/3 (1990)* 34–35  
**user interfaces**, *5/3 (1993)* 16, 74–76, 98–100  
**UTF** *see* universal transmission format

## V

**VALU** *see* VTX-VÄLU  
**VAX COBOL GENERATOR**, *1/6 (1988)* 101–109  
advanced development, *1/6 (1988)* 101–103  
data dictionary, *1/6 (1988)* 105  
product development, *1/6 (1988)* 103–107  
testing, *1/6 (1988)* 107–108  
**VAX DBMS**, *1/8 (1989)* 88–98, *3/1 (1991)* 65  
database recovery, *1/8 (1989)* 92–94  
journaling, *1/8 (1989)* 94–98  
on-line backup, *1/8 (1989)* 98  
**VAX DEC/Test Manager**, *1/6 (1988)* 110–116  
design requirements, *1/6 (1988)* 111–113  
implementation, *1/6 (1988)* 115  
overview, *1/6 (1988)* 110–111  
tools, *1/6 (1988)* 111  
**VAX Distributed File Service** *see* DFS  
**VAX Distributed File Service server** *see* DFS server  
**VAX Distributed Name Service** *see* DNS  
**VAX GKS**, *1/6 (1988)* 62–70  
Base Graphics Architecture, *1/6 (1988)* 65–69  
graphics standard, *1/6 (1988)* 62–64

- VAX instruction set**, *1/2 (1986) 13–14, 76–85*  
 repartitioning, *1/2 (1986) 13–14*  
 software emulation, *1/2 (1986) 76–85*  
 design, *1/2 (1986) 77–79, 80–82*  
 testing, *1/2 (1986) 79–80, 82–84*
- VAX Message Router**, *1/9 (1989) 37, 41–42*  
 interface routines (MRIF), *1/9 (1989) 41–42*
- VAX NOTES**, *1/6 (1988) 117–124, 127–128*  
 development, *1/6 (1988) 119–123*  
 history, *1/6 (1988) 117*  
 usability engineering, *1/6 (1988) 119*  
 usability specifications, *1/6 (1988) 127–128*
- VAX PHIGS**, *1/6 (1988) 62–70*  
 Base Graphics Architecture, *1/6 (1988) 65–69*  
 graphics standard, *1/6 (1988) 63–64*
- VAX RALLY**, *1/6 (1988) 71–79*  
 design, *1/6 (1988) 71–72*
- VAX Rdb/VMS**, *1/8 (1989) 99–109, 3/1 (1991) 65*  
*see also DEC Rdb*  
 architecture, *1/8 (1989) 99–101*  
 backups, *1/8 (1989) 107–108*  
 clustering, *1/8 (1989) 105–106*  
 hash indices, *1/8 (1989) 101–103*  
 partitioning, *1/8 (1989) 103–105*  
 query optimization, *1/8 (1989) 106–107*
- VAX SCAN**, *1/6 (1988) 40–50*  
 software productivity, *1/6 (1988) 46–48*  
 tools, *1/6 (1988) 49–50*
- VAX Source Code Analyzer** *see SCA*
- VAX vector processing**, *2/2 (1990) 11–12*
- VAX VTX Application Link Utilities** *see VTX-VALU*
- VAX 4000 Model 100**, *4/3 (1992) 73–81*  
 design, *4/3 (1992) 73–81*  
 console, *4/3 (1992) 78–79*  
 CPU core, *4/3 (1992) 75–78*  
 design tools, *4/3 (1992) 79–80*  
 diagnostics, *4/3 (1992) 78, 79*  
 goals, *4/3 (1992) 73–74*  
 I/O subsystem, *4/3 (1992) 78*  
 memory subsystem, *4/3 (1992) 78*  
 performance, *4/3 (1992) 80*  
 system overview, *4/3 (1992) 74*
- VAX 4000 Models 400, 500 and 600**, *4/3 (1992) 60–72*  
 design, *4/3 (1992) 60–72*  
 CPU module, *4/3 (1992) 61–64*  
 module testing, *4/3 (1992) 66–67*  
 M8690 memory module, *4/3 (1992) 70–71*  
 NCA (integrated circuit), *4/3 (1992) 69–70*  
 NMC (integrated circuit), *4/3 (1992) 67–69*  
 printed wiring board, *4/3 (1992) 64–66*  
 performance, *4/3 (1992) 71–72*  
 system overview, *4/3 (1992) 61*
- VAX 6000**, *4/3 (1992) 92–104*  
 error handling, *4/3 (1992) 92–104*  
 correctable memory errors, *4/3 (1992) 101–102*  
 development, *4/3 (1992) 92–93*  
 error rate checking, *4/3 (1992) 94–95*  
 message facility, *4/3 (1992) 94*  
 model, *4/3 (1992) 95–98*  
 support, *4/3 (1992) 98–101*  
 symmetric multiprocessing paradigm, *4/3 (1992) 93–94*
- testing, *4/3 (1992) 103*  
 uncorrectable memory errors, *4/3 (1992) 102–103*
- VAX 6000 Model 400**, *2/2 (1990) 13–71, 73–83*  
 chip set, *2/2 (1990) 36–51*  
 CLK clock chip, *2/2 (1990) 48–51*  
 CMOS technology, *2/2 (1990) 38–39*  
 CPU chip (REX520), *2/2 (1990) 39–42*  
 pipeline, *2/2 (1990) 40–42*  
 design, *2/2 (1990) 37–38*  
 floating point accelerator chip (F-chip), *2/2 (1990) 43–46*  
 functional design verification, *2/2 (1990) 64–71*  
 bugs analysis, *2/2 (1990) 69–70*  
 simulation models, *2/2 (1990) 64–67*  
 verification strategies, *2/2 (1990) 67–69*  
 RSSC system support chip, *2/2 (1990) 48*  
 VC vector and cache controller chip, *2/2 (1990) 46–48*  
 physical technology, *2/2 (1990) 52–63*  
 chip packaging, *2/2 (1990) 55–57*  
 multilayer ceramic packaging, *2/2 (1990) 56–57*  
 tape-automated bonding technology, *2/2 (1990) 55–56*  
 module technology, *2/2 (1990) 57–61*  
 module design, *2/2 (1990) 60–61*  
 printed wiring board technology, *2/2 (1990) 57–59*  
 surface-mount assembly technology, *2/2 (1990) 59–60*  
 requirements, *2/2 (1990) 53–54*  
 test technology, *2/2 (1990) 61–63*  
 scalar processor module (XRP), *2/2 (1990) 27–35*  
 cache coherence, *2/2 (1990) 31–32*  
 caches, *2/2 (1990) 29–30*  
 design, *2/2 (1990) 27–28*  
 performance, *2/2 (1990) 34–35*  
 REXMI, *2/2 (1990) 30, 31*  
 signal integrity, *2/2 (1990) 32–34*  
 subsections, *2/2 (1990) 28–29*  
 XMI interface, *2/2 (1990) 30–31*  
 test and qualification, *2/2 (1990) 73–83*  
 AXE and MAX tests, *2/2 (1990) 79–80*  
 configuration selection and test, *2/2 (1990) 80–82*  
 design verification tests, *2/2 (1990) 77*  
 field test, *2/2 (1990) 77–78*  
 interactive test method, *2/2 (1990) 82*  
 reliability confidence test, *2/2 (1990) 76–77*  
 system test, *2/2 (1990) 75–76*  
 vector processor, *2/2 (1990) 13–26*  
 arithmetic pipeline, *2/2 (1990) 14–15*  
 load/store unit, *2/2 (1990) 15–16*  
 performance measurements, *2/2 (1990) 16–26*  
 algorithm optimization, *2/2 (1990) 20–26*  
 equation solvers, *2/2 (1990) 20–24*  
 fast Fourier transforms, *2/2 (1990) 24–26*  
 chaining, *2/2 (1990) 17–18*  
 instruction overlap, *2/2 (1990) 16–17*  
 vector control chip, *2/2 (1990) 13–14*
- VAX 6000 Model 600**, *4/3 (1992) 47–59, 100–101*  
 design goals, *4/3 (1992) 47*  
 error handling support, *4/3 (1992) 100–101*

- module-related issues, 4/3 (1992) 55–59  
     backup cache size, 4/3 (1992) 56  
     ROMBUS, 4/3 (1992) 56–58  
     signal integrity, 4/3 (1992) 58  
     thermal management, 4/3 (1992) 58–59
- NEXMI support chip, 4/3 (1992) 49–55  
     design, 4/3 (1992) 52–55  
         behavioral modeling, 4/3 (1992) 52–53  
         semicustom design flow, 4/3 (1992) 53–55  
         structural design, 4/3 (1992) 52
- processor module, 4/3 (1992) 48–49  
     verification, 4/3 (1992) 55
- VAX 6200 family**, 1/7 (1988) 10–27, 33–45, 47–56, 64–77  
     built-in self-test, 1/7 (1988) 17  
     cache coherence, 1/7 (1988) 41–43  
     cache error conditions handling, 1/7 (1988) 43, console, 1/7 (1988) 16–17  
     CPU design alternatives, 1/7 (1988) 33–38  
         cache subsystem, 1/7 (1988) 35–36  
         duplicate tag store, 1/7 (1988) 37–38  
         write-buffer subsystem, 1/7 (1988) 36–37
- CPU module, 1/7 (1988) 12–14  
     design, 1/7 (1988) 48–56  
         computer-aided engineering, 1/7 (1988) 48–56  
             functional test methods, 1/7 (1988) 53–54  
             modeling, 1/7 (1988) 49–50  
             results, 1/7 (1988) 55  
             verification, 1/7 (1988) 50–53
- memory module, 1/7 (1988) 24–26  
     VAXBI channel adapter, 1/7 (1988) 25–26
- multiprocessor design, 1/7 (1988) 30–33  
     overview, 1/7 (1988) 10–18, 47–48  
     packaging, 1/7 (1988) 17, 26–27  
     performance, 1/7 (1988) 43–45, 71–78  
         multiprocessor performance, 1/7 (1988) 77–78  
         multistream batch performance, 1/7 (1988) 73–77  
         single-stream performance, 1/7 (1988) 71–73
- performance simulation, 1/7 (1988) 38–41  
     power, 1/7 (1988) 27
- processor module, 1/7 (1988) 23–24  
     project goals, 1/7 (1988) 19–20  
     system architecture, 1/7 (1988) 10–11, 29–30  
     system interconnect *see* XMI  
     workload development, 1/7 (1988) 64–71  
         multistream batch jobs, 1/7 (1988) 65  
         multiuser workload development, 1/7 (1988) 65–71  
             data analysis, 1/7 (1988) 66–67  
             data collection, 1/7 (1988) 66  
             workload validation, 1/7 (1988) 67–71  
         single stream benchmarks, 1/7 (1988) 65
- XMI, 1/7 (1988) 15–16, 20–23  
     electrical interface definition, 1/7 (1988) 21  
     physical definition, 1/7 (1988) 22–23  
     protocol definition, 1/7 (1988) 21–22
- VAX 8600 system**, 1/1 (1985) 6–76  
     console, 1/1 (1985) 9, 17  
     cooling, 1/1 (1985) 66–70  
         component thermal design, 1/1 (1985) 68–70  
         module thermal design, 1/1 (1985) 67–68
- E-box, 1/1 (1985) 8, 10–11, 26  
     microcode, 1/1 (1985) 17
- F-box, 1/1 (1985) 9, 15–17, 26, 43–53  
     arithmetic algorithm processing, 1/1 (1985) 46–50  
     floating point formats, 1/1 (1985) 43–45  
     MCAs, 1/1 (1985) 45–46  
     microcode, 1/1 (1985) 50–53
- I-box, 1/1 (1985) 8, 11–13, 26, 32–42
- I/O system, 1/1 (1985) 9, 17–18
- M-box, 1/1 (1985) 8, 13–15, 25–26  
     noise, 1/1 (1985) 62–65
- packaging, 1/1 (1985) 22–23, 54–60  
     backplanes, 1/1 (1985) 58  
     devices, 1/1 (1985) 57  
     modules, 1/1 (1985) 57–58  
     thermal design, 1/1 (1985) 55–57
- performance measurements, 1/1 (1985) 18–21  
     pipelined instruction processing, 1/1 (1985) 18–19, 27–42  
         example, 1/1 (1985) 40–41  
         model, 1/1 (1985) 27–32  
         stages, 1/1 (1985) 32, 33–35
- reliability, 1/1 (1985) 21–22, 71–76  
     fault avoidance, 1/1 (1985) 71–73, 74  
     fault minimization, 1/1 (1985) 74, 75–76  
     fault tolerance, 1/1 (1985) 73–74, 75  
     mean time to repair, 1/1 (1985) 74, 76
- signal integrity, 1/1 (1985) 61–65
- VAX 8800 family**, 1/4 (1987) 10–141  
     C-box, 1/4 (1987) 14–15, 41–51  
     CAD development, 1/4 (1987) 129–135  
         design methodology, 1/4 (1987) 130–135  
         timing verification, 1/4 (1987) 131–132
- clock system, 1/4 (1987) 17, 34–40  
     design requirements, 1/4 (1987) 34  
     timing verification, 1/4 (1987) 37–40
- design, 1/4 (1987) 10–12
- E-box, 1/4 (1987) 15–16, 62–65  
     floating point, 1/4 (1987) 62–71  
         floating point formats, 1/4 (1987) 62–65  
         performance, 1/4 (1987) 70–71
- grounding scheme, 1/4 (1987) 88–99  
     ground conducted noise, 1/4 (1987) 88–93  
     ground structures, 1/4 (1987) 93–95
- I-box, 1/4 (1987) 14
- I/O system, 1/4 (1987) 72–80  
     NBI adapter, 1/4 (1987) 74–75
- M-box, 1/4 (1987) 16–17
- memory system, 1/4 (1987) 52–61  
     architecture, 1/4 (1987) 53–57  
     design requirements, 1/4 (1987) 57–59
- microarchitecture, 1/4 (1987) 20–33  
     definition, 1/4 (1987) 20
- multiprocessing, 1/4 (1987) 111–119  
     hardware, 1/4 (1987) 113–114  
         history, 1/4 (1987) 115  
         software, 1/4 (1987) 114–115
- NMI Bus, 1/4 (1987) 17–18, 72
- overview, 1/4 (1987) 10–19
- parallel processing, 1/4 (1987) 120–128  
     CAYENNE, 1/4 (1987) 127–128  
     methodology, 1/4 (1987) 121–125  
     SPICE, 1/4 (1987) 125

- performance simulator, 1/4 (1987) 100–110  
 hardware, 1/4 (1987) 104–108  
 performance measurements, 1/4 (1987) 108–109  
 performance model, 1/4 (1987) 100–104, 107–108  
 reliability, 1/4 (1987) 18–19  
 VAXBI Bus, 1/4 (1987) 18, 72–73, 81–87  
 description, 1/4 (1987) 81  
 electrical design, 1/4 (1987) 83–85
- VAX 8974**, 1/5 (1987) 80–92  
 system level performance, 1/5 (1987) 80–92  
 scientific environment, 1/5 (1987) 81–85  
 transaction processing environment, 1/5 (1987) 85–92
- VAX 8978**, 1/5 (1987) 80–92  
 system level performance, 1/5 (1987) 80–92  
 scientific environment, 1/5 (1987) 81–85  
 transaction processing environment, 1/5 (1987) 85–92
- VAX 9000 system**, 2/4 (1990) 13–141  
 architecture, 2/4 (1990) 25–42  
 E box, 2/4 (1990) 25–42  
 I box, 2/4 (1990) 25–42  
 M box, 2/4 (1990) 25–42  
 design, 2/4 (1990) 13–24, 118–129  
 CAD, 2/4 (1990) 14–15  
 error handling, 2/4 (1990) 21–22  
 instruction processing, 2/4 (1990) 15–21  
 methodologies, 2/4 (1990) 118–120  
 overview, 2/4 (1990) 13  
 physical design process, 2/4 (1990) 125–127  
 problems, 2/4 (1990) 127–128  
 results, 2/4 (1990) 128–129  
 SID database, 2/4 (1990) 120–125  
 fault detection and isolation, 2/4 (1990) 130–141  
 HDSC (high density signal carrier), 2/4 (1990) 80–83  
 Multichip Unit (MCU), 2/4 (1990) 80, 83–89  
 TAB, 2/4 (1990) 84–86  
 performance improvements, 2/4 (1990) 13–15  
 performance measurements, 2/4 (1990) 24, 77–78  
 performance modeling, 2/4 (1990) 22–23  
 power system, 2/4 (1990) 102–117  
 architecture, 2/4 (1990) 103–106  
 control and monitoring, 2/4 (1990) 109–113  
 harmonic distortion, 2/4 (1990) 106–107  
 load sharing, 2/4 (1990) 107–109  
 simulation, 2/4 (1990) 113–117  
 semiconductor technology, 2/4 (1990) 43–44  
 service processor unit (SPU), 2/4 (1990) 90–101  
 architecture, 2/4 (1990) 91–94  
 debugging features, 2/4 (1990) 94–98  
 error handling, 2/4 (1990) 98–101  
 VAX instructions, 2/4 (1990) 25–42  
 vector processing, 2/4 (1990) 21, 61–78  
 vector architecture, 2/4 (1990) 61–62  
 vector execution model, 2/4 (1990) 62–66  
 V-box overview, 2/4 (1990) 67–77
- VAXclusters**, 1/5 (1987) 7–10, 14–20, 30–39, 45–55  
 3/3 (1991) 16–26, 46–49, 56, 69–78 1/8 (1989) 29–44, 88–98  
 application design, 3/3 (1991) 16–26  
 choices and methods, 3/3 (1991) 16–18, 23–25
- availability, 1/5 (1987) 7, 69, 72–78 1/8 (1989) 88–98  
 modeling, 1/5 (1987) 74–78  
 cache management, 1/5 (1987) 49–55  
 buffers, 1/5 (1987) 49–53  
 configurations, 1/5 (1987) 71–72  
 definition, 1/5 (1987) 7, 3/3 (1991) 16, 56  
 design and implementation, 3/3 (1991) 18–22  
 disk sharing, 1/8 (1989) 89–90  
 distributed file system, 1/5 (1987) 45–55  
 failures, 1/5 (1987) 70–71  
 hardware structure, 1/5 (1987) 8, 69–70  
 lock manager, 1/5 (1987) 17–18, 29–44, 46–49  
 1/8 (1989) 90–92  
 deadlock detection, 1/5 (1987) 41–43  
 definition, 1/5 (1987) 30–32  
 operation, 1/5 (1987) 32–39, 46–49  
 performance measurements, 1/5 (1987) 20  
 queueing, 1/5 (1987) 30–32  
 software, 1/5 (1987) 16–19  
 synchronization, 1/5 (1987) 46–48
- VAXft3000**, 3/1 (1991) 79–85  
 fault-insertion techniques, 3/1 (1991) 81–85  
 fault-tolerance, 3/1 (1991) 79–81
- VAXsimPLUS**, 1/8 (1989) 38–45  
 diagnose function, 1/8 (1989) 40–42  
 error detection, 1/8 (1989) 39–40  
 fault management, 1/8 (1989) 38–39  
 recover function, 1/8 (1989) 42–44  
 reporting, 1/8 (1989) 44–45
- VEST** see binary translation—VEST
- video compression**, 3/4 (1991) 22–23
- video processing**, 5/2 (1993) 9, 11
- videoconferencing**, 5/2 (1993) 65–75, 5/4 (1993) 38, 44
- virtual device drivers**, 4/1 (1992) 49–51
- VMS files**, 1/9 (1989) 46–47
- VMS SMP**, 1/7 (1988) 57–63  
 development, 1/7 (1988) 58–63  
 device affinity, 1/7 (1988) 62–63  
 interrupt stacks, 1/7 (1988) 61  
 IPUs, 1/7 (1988) 58–59  
 mutexes, 1/7 (1988) 58  
 per-CPU context areas, 1/7 (1988) 60–61  
 process affinity, 1/7 (1988) 61–62  
 spinlocks, 1/7 (1988) 59–60  
 translation buffer invalidation, 1/7 (1988) 61  
 hardware, 1/7 (1988) 57–58
- VMS Workstation Software (VWS)**, 2/3 (1990) 45–46
- voice management**, 1/3 (1986) 125–127 see also P/FM
- volume data sets**, 6/2 (1994) 36–37
- volume rendering**, 6/2 (1994) 35–36, 37–45 see also  
 Kubota 3D imaging and graphics accelerator-volume  
 rendering implementation  
 techniques, 6/2 (1994) 39–42  
 isosurface rendering, 6/2 (1994) 40–41  
 maximum intensity projection, 6/2 (1994) 41–42  
 multiplanar reformatting, 6/2 (1994) 40  
 ray sum, 6/2 (1994) 42
- volume shadowing**, 3/3 (1991) 7–15, 6/1 (1994) 36–52  
 components and primitives, 3/3 (1991) 10–11  
 configurations, 3/3 (1991) 8–9  
 definition, 3/3 (1991) 7

in a VAXcluster environment, 3/3 (1991) 8–10  
porting to OpenVMS AXP, 6/1 (1994) 36–52  
  change inspections, 6/1 (1994) 41–42  
process challenges, 6/1 (1994) 37–38  
process effectiveness, 6/1 (1994) 38–41  
process enhancements, 6/1 (1994) 38  
process improvement, 6/1 (1994) 48–50  
productivity increases, 6/1 (1994) 51–52  
release criteria, 6/1 (1994) 39  
testing, 6/1 (1994) 42–48  
  profile testing, 6/1 (1994) 43, 45, 46, 47–48  
  test complexity, 6/1 (1994) 44  
  test domain, 6/1 (1994) 43  
  test environment, 6/1 (1994) 44–47  
  test factors, 6/1 (1994) 43–44  
steady state processing, 3/3 (1991) 11–12  
transient state processing, 3/3 (1991) 12–15  
**voxels**, 6/2 (1994) 34–35, 47  
**VTX**, 1/6 (1988) 80–90  
  design challenges, 1/6 (1988) 80–81  
  distributed architecture, 1/6 (1988) 81–83  
  tools, 1/6 (1988) 84–88  
  VAS, 1/6 (1988) 86–88  
  VISTA, 1/6 (1988) 84–85  
  VALU, 1/6 (1988) 80–84, 88–90  
**VT1000**, 3/4 (1991) 30, 31, 32–33  
**VT1200**, 3/4 (1991) 17, 18, 29, 30, 33, 34  
**VT1300**, 3/4 (1991) 33, 34  
**VXT 2000**, 3/4 (1991) 33–34

## W

**WAVE tools base**, 1/9 (1989) 51–60  
**WFMS** *see* workflow management system  
**widgets** *see* XUI toolkit  
**willing-to-wait design**, 3/1 (1991) 75–77  
**Window systems**, 5/2 (1993) 24, 6/4 (1994) 50–62  
**Windows NT**, 5/3 (1993) 21, 29–30  
**workflow management system**, 6/4 (1994) 26–49  
  concepts, 6/4 (1994) 28–29  
  definition, 6/4 (1994) 26  
  history, 6/4 (1994) 27–28  
  Policy Definition Language, 6/4 (1994) 39–42  
  Policy Resolution Architecture, 6/4 (1994) 33, 35–39  
  policy resolution engine, 6/4 (1994) 43–44  
  travel expense reimbursement example, 6/4 (1994) 29–32  
**workload classes**, 4/1 (1992) 69, 72–73  
  definition, 4/1 (1992) 69  
**workloads**, 4/1 (1992) 69, 72  
  definition, 4/1 (1992) 69  
**WORM**, 5/2 (1993) 41–45, 48, 53–55  
**writing**, 5/3 (1993) 9–13, 64–65, 97

## X

**X image extension protocol** *see* XIE protocol  
**X protocol**, 2/3 (1990) 10, 16 4/1 (1992) 56–57  
**X server**, 2/3 (1990) 10, 12–13, 17–22  
  C (Language), 2/3 (1990) 17, 22  
  DDX (device-dependent X), 2/3 (1990) 17–20  
  DIX (device-independent X), 2/3 (1990) 17–19

fonts, 2/3 (1990) 20–22  
I/O devices, 2/3 (1990) 18–19  
operating system layer, 2/3 (1990) 19  
shared data structure, 2/3 (1990) 18  
**X terminals**, 3/4 (1991) 26–35 *see also* X Window System  
**X toolkit intrinsics**, 2/3 (1990) 11, 24, 27, 29  
**X user interface** *see* XUI  
**X Window System**, 2/3 (1990) 9–10, 16, 26, 27  
  5/2 (1993) 21, 52–53 3/4 (1991) 26, 66 *see also*  
  X terminals  
**XDPS** *see* Display PostScript System  
**Xlib**, 2/3 (1990) 11, 3/4 (1991) 27, 13 *see also* XUI  
  toolkit  
**XUI style**, 2/3 (1990) 44–51  
**XUI Style Guide**, 2/3 (1990) 13–14, 27, 45  
**XUI toolkit**, 2/3 (1990) 11–13, 24–34  
  design, 2/3 (1990) 25–29  
  gadgets, 2/3 (1990) 30, 42  
  widgets, 2/3 (1990) 11, 13, 24–27, 34–43  
  callbacks, 2/3 (1990) 36–38  
  X resource manager (XRM), 2/3 (1990) 40–41  
**X11 protocol**, 2/3 (1990) 16, 21–22  
**X/Open**, 5/3 (1993) 32–33, 36

## Y

**yield enhancement**, 4/2 (1992) 83–99  
  single layer yield model, 4/2 (1992) 89–92  
  test chip, 4/2 (1992) 84–89  
  yield forecasting, 4/2 (1992) 94–97  
  yield methodology, 4/2 (1992) 83–84

**78032 (integrated circuit)**, 1/2 (1986) 12–23  
  caches, 1/2 (1986) 15  
  CAD tools and design, 1/2 (1986) 16  
  functional organization, 1/2 (1986) 16–19  
**78132 (integrated circuit)**, 1/2 (1986) 24–36  
  architecture, 1/2 (1986) 26–30  
  electromigration, 1/2 (1986) 35  
  interface with 78032, 1/2 (1986) 30–32  
  performance measurements, 1/2 (1986) 32  
  physical description, 1/2 (1986) 24  
  power routing, 1/2 (1986) 34–35  
  wiring, 1/2 (1986) 34–36

# Volume Listing

## Volume 6, Number 4

"The Architecture and Design of HS-series

StorageWorks Array Controllers"

Stephen J. Sicola

"Policy Resolution in Workflow Management Systems"

Christoph J. Büßler

"The Design of DECmodel for Windows"

Stewart V. Hoover and Gary L. Kratkiewicz

"The Design of ManageWORKS: A User Interface Framework"

Dennis G. Giokas and John C. Rokicki

"The Structure of the OpenVMS Management Station"

James E. Johnson

"Automatic, Network-directed Operating System Software Upgrades: A Platform-independent Approach"

John R. Lawson, Jr.

## Volume 6, Number 3

"Design of the AlphaServer Multiprocessor Server Systems"

Fidelma M. Hayes

"The AlphaServer 2100 I/O Subsystem"

Andrew P. Russo

"DEC OSF/1 Version 3.0 Symmetric Multiprocessing Implementation"

Jeffrey M. Denham, Paula Long, and James A. Woodward

"DXML: A High-performance Scientific Subroutine Library"

Chandrika Kamath, Roy Ho, and Dwight P. Manley

"The KAP Parallelizer for DEC Fortran and DEC C Programs"

Robert H. Kuhn, Bruce Leasure, and Sanjiv M. Shah

## Volume 6, Number 2

"A Shared Memory MPP from Cray Research"

R. Kent Koeninger, Mark Furtney, and Martin Walker

"The E'COTS System and Alpha AXP Technology: The New Computer Standard for Military Use"

Robert Couranz

"Volume Rendering with the Kubota 3D Imaging and Graphics Accelerator"

Ronald D. Levine

## "Development of Digital's PCI Chip Sets and Evaluation Kit for the DECChip 21064 Microprocessor"

Samyajita A. Nadkarni, Walker Anderson, Lauren M. Carlson, David Kravitz, Mitchell O. Norcross, and Thomas M. Wenners

## "Analysis of Data Compression in the DLT2000 Tape Drive"

David C. Cressman

## Volume 6, Number 1

"GIGAswitch System: A High-performance Packet-switching Platform"

Robert J. Souza, P. G. Krishnakumar, Cüneyt M. Özveren, Robert J. Simcoe, Barry A. Spinney, Robert E. Thomas, and Robert J. Walsh

## "Performance of DEC Rdb Version 6.0 on AXP Systems"

Lucien A. Dimino, Rabah Mediouni, T. K. Rengarajan, Michael S. Rubino, and Peter M. Spiro

"Improving Process to Increase Productivity While Assuring Quality: A Case Study of the Volume Shadowing Port to OpenVMS AXP"

William L. Goleman, Robert G. Thomson, and Paul J. Houlihan

## "The Evolution of the Alpha AXP PC"

David G. Conroy, Thomas E. Kopec, and Joseph R. Falcone

## "Digital's DECChip 21066: The First Cost-focused Alpha AXP Chip"

Dina L. McKinney, Masooma Bhaiwala, Kwong-Tak A. Chui, Christopher L. Houghton, James R. Mullens, Daniel L. Leibholz, Sanjay J. Patel, Delvan A. Ramey, and Mark B. Rosenbluth

## Volume 5, Number 4

"Modeling the Cost of Software Quality"

Stephen T. Knox

"Changing the Rules: A Pragmatic Approach to Product Development"

Paul K. Huntwork, Douglas W. Muzzey, Christine M. Pietras, and Dennis R. Wixon

"Defining Global Requirements with Distributed QFD"

John A. Hrones, Jr., Benjamin C. Jedrey, Jr., and Driss Zaaf

"DEC TP WORKcenter: A Software Process Case Study"

Ernesto Guerrieri and Bruce J. Taylor

"SEI-based Process Improvement Efforts at Digital"

Neil L. M. Davies and Margaret M. Dumont

"Assesing the Quality of OpenVMS AXP: Software Measurement Using Subjective Data"  
Robert G. Thomson

### Volume 5, Number 3

- "International Cultural Differences in Software"  
Timothy G. Greenwood
- "Unicode: A Universal Character Code"  
Jürgen Bettels and F. Avery Bishop
- "The X/Open Internationalization Model"  
Wendy Rannenberg and Jürgen Bettels
- "The Ordering of Universal Character Strings"  
René Haentjens
- "International Distributed Systems—Architectural and Practical Issues"  
Glyn B. Winters
- "Supporting the Chinese, Japanese, and Korean Languages in the OpenVMS Operating System"  
Michael M. T. Yau
- "Character Internationalization in Databases: A Case Study"  
Hirotaka Yoshioka and Jim Melton
- "Japanese Input Method Independent of Applications"  
Takahide Honma, Hiryoshi Baba, and Kuniaki Takizawa

### Volume 5, Number 2

- "Video Rendering"  
Robert Ulichney
- "Software Motion Pictures"  
Burkhard K. Neidecker-Lutz and Robert Ulichney
- "Digital Audio Compression"  
Davis Yen Pan
- "The Megadoc Image Document Management System"  
Jan B. te Kieft, Robert Hasenaar, Joop W. Mevius, and Theo H. van Hunnik
- "The Design of Multimedia Object Support in DEC Rdb"  
Mark F. Riley, James J. Feenan, Jr., John J. Janosik, Jr., and T. K. Rengarajan
- "DECspin: A Networked Desktop Videoconferencing Application"  
Lawrence B. Palmer and Ricky S. Palmer
- "LAN Addressing for Digital Video Data"  
Peter C. Hayden
- "CASE Integration Using ACA Services"  
Paul B. Patrick, Sr.
- "DEC @aGlance—Integration of Desktop Tools and Manufacturing Process Information Systems"  
David Ascher

### Volume 5, Number 1

- "Overview of Digital's Open Networking"  
John Harper

"The DECnet/OSI for OpenVMS Version 5.5 Implementation"  
Lawrence Yetto, Dorothy Noren Millbrandt, Yanick Pouffary, Daniel J. Ryan, Jr., and David J. Sullivan

"The ULTRIX Implementation of DECnet/OSI"  
Kim A. Buxton, Edward J. Ferris, and Andrew K. Nash

"High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP"  
Chran-Ham Chang, Richard Flower, John Forecast, Heather Gray, William R. Hawe, K. K. Ramakrishnan, Ashok P. Nadkarni, Uttam N. Shikarpur, and Kathleen M. Wilde

- "Routing Architecture"  
Radia J. Perlman, Ross W. Callon, and I. Michael C. Shand
- "Digital's Multiprotocol Routing Software Design"  
Graham R. Cobb and Elliot C. Gerberg
- "The DECNIS 500/600 Multiprotocol Bridge/Router and Gateway"  
Stewart F. Bryant and David L. A. Brash
- "Frame Relay Networks"  
Robert J. Roden and Deborah Tayler
- "An Implementation of the OSI Upper Layers and Applications"  
David C. Robinson, Lawrence N. Friedman, and Scott A. Wattum
- "Network Management"  
Mark W. Sylor, Francis Dolan, and David G. Shurtleff
- "Design of the DECMCC Management Director"  
Colin Strutt and James A. Swist

### Volume 4, Number 4

- "Alpha AXP Architecture"  
Richard L. Sites
- "A 200-MHz 64-bit Dual-issue CMOS Microprocessor"  
Daniel W. Dobberpuhl, Richard T. Witek, Randy Allmon, Robert Anglin, David Bertucci, Sharon Britton, Linda Chao, Robert A. Conrad, Daniel E. Dever, Bruce Gieseke, Soha M. N. Hassoun, Gregory W. Hoeppner, Kathryn Kuchler, Maureen Ladd, Burton M. Leary, Liam Madden, Edward J. McLellan, Derrick R. Meyer, James Montanaro, Donald A. Priore, Vidya Rajagopalan, Sridhar Samudrala, and Sribalan Santhanam
- "The Alpha Demonstration Unit: A High-performance Multiprocessor for Software and Chip Development"  
Charles P. Thacker, David G. Conroy, and Lawrence C. Stewart
- "The Design of the DEC 3000 AXP Systems, Two High-performance Workstations"  
Todd A. Dutton, Daniel Eiref, Hugh R. Kurth, James J. Reisert, and Robin L. Stewart
- "Design and Performance of the DEC 4000 AXP Departmental Server Computing Systems"  
Barry A. Maskas, Stephen F. Shirron, and Nicholas A. Warchol
- "Technical Description of the DEC 7000 and DEC 10000 AXP Family"  
Brian R. Allison and Catharine van Ingen

**"Porting OpenVMS from VAX to Alpha AXP"**

Nancy P. Kronenberg, Thomas R. Benson,  
Wayne M. Cardoza, Ravindran Jagannathan, and  
Benjamin J. Thomas III

**"The GEM Optimizing Compiler System"**

David S. Blickstein, Peter W. Craig, Caroline S. Davidson,  
R. Neil Faiman, Jr., Kent D. Glossop, Richard B. Grove,  
Steven O. Hobbs, and William B. Noyce

**"Binary Translation"**

Richard L. Sites, Anton Chernoff, Matthew B. Kirk,  
Maurice P. Marks, and Scott G. Robinson

**"Porting Digital's Database Management Products  
to the Alpha AXP Platform"**

Jeffrey A. Coffler, Zia Mohamed, and Peter M. Spiro

**"DECnet for OpenVMS AXP: A Case History"**

James V. Colombo, Pamela J. Rickard, and Paul Benoit

**"Using Simulation to Develop and Port Software"**

George A. Darcy III, Ronald F. Brender, Stephen J.  
Morris, and Michael V. Iles

**"Enrollment Management, Managing the Alpha AXP  
Program"**

Peter F. Conklin

**Volume 4, Number 3**

**"The NVAX and NVAX+ High-performance VAX  
Microprocessors"**

G. Michael Uhler, Debra Bernstein, Larry L. Biro, John  
F. Brown III, John H. Edmondson, Jeffrey D. Pickholtz,  
and Rebecca L. Stamm

**"The NVAX CPU Chip: Design Challenges, Methods,  
and CAD Tools"**

Dale R. Donchin, Timothy C. Fischer, Thomas F. Fox,  
Victor Peng, Ronald P. Preston, and William R. Wheeler

**"Logical Verification of the NVAX CPU Chip Design"**

Walker Anderson

**"The VAX 6000 Model 600 Processor"**

Lawrence Chisvin, Gregg A. Bouchard, and  
Thomas M. Wenners

**"Design of the VAX 4000 Model 400, 500, and 600  
Systems"**

Jonathan C. Crowell, Kwong-Tak A. Chui, Thomas E.  
Kopeck, Samyojita A. Nadkarni, and Dean A. Sovic

**"The Design of the VAX 4000 Model 100 and  
MicroVAX 3100 Model 90 Desktop Systems"**

Jonathan C. Crowell and David W. Maruska

**"The VAXstation 4000 Model 90"**

Michael A. Callander, Sr., Lauren M. Carlson, Andrew R.  
Ladd, and Mitchell O. Norcross

**"VAX 6000 Error Handling: A Pragmatic Approach"**

Brian Porter

**Volume 4, Number 2**

**"Microprocessor Performance and Process Complexity  
in CMOS Technologies"**

Bjorn Zetterlund, James A. Farrell, and Thomas F. Fox

**"Numerical Device and Process Simulation Tools in  
Transistor Design"**

Marden H. Seavey, John V. Faricelli, Nadim A. Khalil,  
Gerd Nanz, Llonda M. Richardson, Christian O. Schiebl,  
Hamid R. Soleimani, and Martin Thurner

**"CMOS-4 Technology for Fast Logic and Dense  
On-chip Memory"**

Andre I. Nasr, Gregory J. Grula, Antonio C. Berti, and  
Richard D. Jones

**"CMOS-4 Back-end Process Development for a VLSI  
0.75 μm Triple-level Interconnection Technology"**

Marion M. Garver, Joseph M. Bulger, Thomas E. Clark,  
Jamshed H. Dubash, Lorain M. Ross, and Daniel J. Welch

**"Implementation of Defect Reduction Strategies into  
VLSI Manufacturing"**

Mary Beth Nasr and Ellen J. Mager

**"A Yield Enhancement Methodology for Custom VLSI  
Manufacturing"**

Randall S. Collica, X. Joseph Dietrich, Rudolph  
Lambracht, Jr., and David G. Lau

**"Transistor Hot Carrier Reliability Assurance in CMOS  
Technologies"**

Daniel B. Jackson, David A. Bell, Brian S. Doyle, Bruce J.  
Fishbein, and David B. Krakauer

**"Electromigration Reliability of VLSI Interconnect"**

J. Joseph Clement, Eugenia M. Atakov, and James R. Lloyd

**Volume 4, Number 1**

**"An Overview of the PATHWORKS Product Family"**

Alan Abrahams and David A. Low

**"PATHWORKS for VMS File Server"**

Edward W. Bresnahan and Siu Yin Cheng

**"The Development of an Optimized PATHWORKS  
Transport Interface"**

Philip J. Wells

**"Design of the PATHWORKS for ULTRIX File Server"**

Anthony J. Rizzolo, Elizabeth A. Brewer, and  
Martha A. Chandler

**"DECnet Transport Architecture"**

Mitchell P. Lichtenberg and Jeffrey R. Curless

**"Microsoft Windows Network Virtual Device Drivers  
in PATHWORKS for DOS"**

Andrew W. Nourse

**"eXcursion for Windows: Integrating Two  
Windowing Systems"**

Dennis G. Giokas and Andrew T. Leskowitz

**"Capacity Modeling of PATHWORKS Client-Server  
Workloads"**

Christopher E. Methot

**Volume 3, Number 4**

**"Hardware Accelerators for Bitonal Image Processing"**

Christopher J. Payson, Christopher J. Cianciolo, Robert  
N. Crouse, and Catherine E. Winsor

### **"X Window Terminals"**

Björn Engberg and Thomas Porcher

### **"ACCESS.bus, an open Desktop Bus"**

Peter A. Sichel

### **"Design of the DECprint Common Printer Supervisor for VMS Systems"**

Richard Landau and Alan Guenther

### **"The Common Printer Access Protocol"**

James D. Jones, Ajay P. Kachrani, and Thomas E. Powers

### **"Design of the Turbo PrintServer 20 Controller"**

Guido Simone, Jeffrey A. Metzger, and Gary Vaillette

### **Volume 3, Number 3**

#### **"Design of VMS Volume Shadowing Phase II—Host-based Shadowing"**

Scott H. Davis

#### **"Application Design in a VAXcluster System"**

William E. Snaman, Jr.

#### **"New Availability Features of Local Area VAXcluster Systems"**

Lee Leahy

#### **"Design of the DEC LANcontroller 400 Adapter"**

Richard E. Stockdale and Judy B. Weiss

#### **"The Architecture and Implementation of a High-performance FDDI Adapter"**

Satish L. Rege

#### **"Performance Analysis of a High-speed FDDI Adapter"**

Ramsesh S. Kalkunte

#### **"Performance Analysis of FDDI"**

Raj Jain

### **Volume 3, Number 2**

#### **"Fiber Distributed Data Interface Overview"**

William R. Hawe, Richard Graham, and Peter C. Hayden

#### **"Development of the FDDI Physical Layer"**

Jerry D. Hutchison, Christopher Baldwin, and Bruce W. Thompson

#### **"FDDI Data Link Development"**

Henry S. Yang, Barry A. Spinney, and Stephen Towning

#### **"An Overview of the Common Node Software"**

Paul W. Ciarcella, David Benson, and David S. Sawyer

#### **"Development of the DECbridge 500 Product"**

Robert C. Kochem, James S. Hiscock, and Brian T. Mayo

#### **"The DECconcentrator 500 Product"**

William J. Tiffany, G. Paul Koning, and James E. Kuenzel

#### **"DECelms—Managing Digital's FDDI and Ethernet Extended Local Area Networks"**

Bruce E. Sweet

#### **"ULTRIX Fiber Distributed Data Interface Networking Subsystem Implementation"**

Ursula Sinkiewicz, Chran-Ham Chang, Lawrence G. Palmer, Craig Smelser, and Fred L. Templin

### **Volume 3, Number 1**

#### **"DECdta—Digital's Distributed Transaction Processing Architecture"**

Philip A. Bernstein, William T. Emberton, and Vijay Treharne

#### **"Digital's Transaction Processing Monitors"**

Thomas G. Speer and Mark W. Storm

#### **"Transaction Management Support in the VMS Operating System Kernel"**

William A. Laing, James E. Johnson, and Robert V. Landau

#### **"Performance Evaluation of Transaction Processing Systems"**

Walter H. Kohler, Yun-Ping Hsu, Thomas K. Rogers, and Wael H. Bahaa-El-Din

#### **"Tools and Techniques for Preliminary Sizing of Transaction Processing Applications"**

William Z. Zahavi, Frances A. Habib, and Kenneth J. Omahen

#### **"Database Availability for Transaction Processing"**

Ananth Raghavan and T. K. Rengarajan

#### **"Designing an Optimized Transaction Commit Protocol"**

Peter M. Spiro, Ashok M. Joshi, and T. K. Rengarajan

#### **"Verification of the First Fault-tolerant VAX System"**

William F. Bruckert, Carlos Alonso, and James M. Melvin

### **Volume 2, Number 4**

#### **"Design Strategy for the VAX 9000 System"**

David B. Fite, Jr., Tryggve Fossum, and Dwight Manley

#### **"VAX Instructions That Illustrate the Architectural Features of the VAX 9000 CPU"**

John E. Murray, Ricky C. Hetherington, and Ronald M. Salett

#### **"Semiconductor Technology in a High-performance VAX System"**

Matthew J. Adiletta, Richard L. Doucette, John H. Hackenberg, Dale H. Leuthold, and Dennis M. Litwinetz

#### **"Vector Processing on the VAX 9000 System"**

Richard A. Brunner, Dileep P. Bhandarkar, Francis X. McKeen, Bimal Patel, William J. Rogers, Jr., and Gregory L. Yoder

#### **"HDSC and Multichip Unit Design and Manufacture"**

Peter B. Dunbeck, Richard J. Dischler, James B. McElroy, and Frank J. Swiatowiec

#### **"The VAX 9000 Service Processor Unit"**

Matthew S. Goldman, Paul H. Dormitzer, and Paul A. Leveille

#### **"The Unique Features of the VAX 9000 Power System Design"**

Derrick J. Chin, Barry G. Brown, Charles F. Butala, Luke L. Chang, Steven J. Chenetz, Gerald E. Cotter, Brian T. Lynch, Thiagarajan Natarajan, and Leonard J. Salafia

#### **"Synthesis in the CAD System Used to Design the VAX 9000 System"**

Donald F. Hooper and John C. Eck

**"Hierarchical Fault Detection and Isolation Strategy for the VAX 9000 System"**  
Karen E. Barnard and Robert P. Harokopus

### **Volume 2, Number 3**

- "An Overview of the DECwindows Architecture"**  
Scott A. McGregor
- "The Sample X11 Server Architecture"**  
Susan Angebranndt and Todd D. Newman
- "Development of the UXI Toolkit"**  
Leo P. Tregiari and Michael D. Collins
- "The DECwindows User Interface Language"**  
Stephen R. Greenwood
- "The Evolution of the X User Interface Style"**  
Thomas M. Spine and Jacob L. VanNoy
- "PEX: A Network-transparent Three-dimensional Graphics System"**  
Randi J. Rost, Jeffrey D. Friedberg, and Peter L. Nishimoto
- "XDPS: A Display PostScript System Extension for DECwindows"**  
Christopher A. Kent
- "The Development of DECwindows VMS Mail"**  
Michael R. Ryan and James H. VanGilder
- "Ethernet Performance of Remote DECwindows Applications"**  
Dinesh Mirchandani and Prabuddha Biswas

### **Volume 2, Number 2**

- "Vector Processing on the VAXvector 6000 Model 400"**  
Debra L. Slater, David M. Fenwick, D. John Shakshober, and Douglas D. Williams
- "The VAX 6000 Model 400 Scalar Processor Module"**  
Patrick Sullivan, Michael A. Callander, Sr., James R. Lundberg, Rebecca L. Stamm, and William J. Bowhill
- "An Overview of the VAX 6000 Model 400 Chip Set"**  
W. Hugh Durdan, William J. Bowhill, John F. Brown, William V. Herrick, Richard C. Marcello, Sridhar Samudrala, G. Michael Uhler, and Nicholas Wade
- "VAX 6000 Model 400 Physical Technology"**  
John T. Bartoszek, Robert J. Hannemann, Stephen P. Hansen, Robert J. McCarty, and John C. Sweeney
- "VAX 6000 Model 400 CPU Chip Set Functional Design Verification"**  
Richard E. Calcagni and Will Sherwood
- "Test and Qualification of the VAX 6000 Model 400 System"**  
John E. Croll, Larry T. Camilli, and Anthony J. Vaccaro
- "Development of the DECstation 3100"**  
Thomas C. Furlong, Michael J. K. Nielsen, and Neil C. Wilhelm
- "Compiler Optimization in RISC Systems"**  
Larry B. Weber

### **Volume 2, Number 1**

- "CDA Overview"**  
Robert L. Travis, Jr.
- "The Digital Document Interchange Format"**  
William R. Laurune and Robert L. Travis, Jr.
- "The Digital Table Interchange Format"**  
Carol A. Young and Neal F. Jacobson
- "Development of the CDA Toolkit"**  
Richard T. Gumbel and Martin L. Jack
- "Interapplication Access and Integration"**  
Baldwin K. Cheung and Neal F. Jacobson
- "The Design and Development of the DECdecision Product"**  
Alan Sung, Neal F. Jacobson, and Carol A. Young
- "The Relationship between the DECwrite Editor and the Digital Document Interchange Format"**  
Seth S. Cohen and Wm. Eugene Morgan
- "CDA in Science and Engineering"**  
Neal B. Appel and Ronald M. Olson

### **Volume 1, Number 9**

- "Development of the VAX Distributed Name Service"**  
Sally J. Martin, Janet M. McCann, and David R. Oran
- "Design and Implementation of the VAX Distributed File Service"**  
William G. Nichols and Joel S. Emer
- "Remote System Management in Network Environments"**  
David M. Griffin and Brad C. Johnson
- "The Evolution of the MAILbus"**  
Peter O. Mierswa
- "VAX/VMS Services for MS-DOS"**  
Alan Abrahams
- "The WAVE Tools Base for Protocol Testing"**  
Peter G. Viscarola and Jeffery E. Watkins
- "Performance Evaluation of Distributed Applications and Services in the DECnet Environment"**  
Eugene Finkelstein and Richard A. Grawin
- "Measurement and Analysis Techniques for DECnet Products"**  
Vijay G. D'Silva and Ruei-Hsin Hsiao
- "Modeling and Analysis of the DECnet/SNA Gateway"**  
John P. Morency, Richard P. Pitkin, Ramasamy Jesuraj, and Ambrose C. Kwong

### **Volume 1, Number 8**

- "The Hierarchical Storage Controller, A Tightly-Coupled Multiprocessor as Storage Server"**  
Richard F. Lary and Robert G. Bean
- "Performance Aspects of the HSC Controller"**  
Kenneth H. Bates
- "VAXsimPLUS, A Fault Manager Implementation"**  
Larry W. Emlich and Herman D. Polich

- "Disk Drive Technology Improvements in the RA90"  
Barbara A. Crane
- "Control Systems Technology in Digital's Disk Drives"  
Michael D. Sidman
- "Magnetic Domain Observations in Thin-film Heads Using Kerr Microscopy"  
Alan B. Smith
- "Margin Analysis on Magnetic Disk Recording Channels"  
Reinhard Kretschmer and Siegbert Sadowski
- "High Availability Mechanisms of VAX DBMS Software"  
T. K. Rengarajan, Peter M. Spiro, and William A. Wright
- "A Relational Database Management System for Production Applications"  
Ashok M. Joshi and Karen E. Rodwell

#### **Volume 1, Number 7**

- "An Overview of the VAX 6200 Family of Systems"  
Brian R. Allison
- "The Architectural Definition Process of the VAX 6200 Family"  
Brian R. Allison
- "Interfacing a VAX Microprocessor to a High-speed Multiprocessing Bus"  
Richard B. Gillett, Jr.
- "The Role of Computer-aided Engineering in the Design of the VAX 6200 System"  
Jean H. Basmaji, Glenn P. Garvey, Masood Heydari, and Arthur L. Singer
- "VMS Symmetric Multiprocessing"  
Rodney N. Gamache and Kathleen D. Morse
- "Performance Evaluation of the VAX 6200 Systems"  
Bhagym Moses and Karen T. DeGregory
- "Overview of the MicroVAX 3500/3600 Processor Module"  
Gary P. Lidington
- "Design of the MicroVAX 3500/3600 Second-level Cache"  
Charles J. DeVane
- "The CVAX 78034 Chip, a 32-bit Second-generation VAX Microprocessor"  
Thomas F. Fox, Paul E. Gronowski, Anil K. Jain, Burton M. Leary, and Daniel G. Miner
- "Development of the CVAX Floating Point Chip"  
Edward J. McLellan, Gilbert M. Wolrich, and Robert AJ Yodlowski
- "The System Support Chip, a Multifunction Chip for CVAX Systems"  
Jeff Winston
- "Development of the CVAX Q22-bus Interface Chip"  
Barry A. Maskas
- "The CVAX CMCTL—A CMOS Memory Controller Chip"  
David K. Morgan

#### **Volume 1, Number 6**

- "VAX/VMS Software Development Environment"  
Bert Beander
- "Software Productivity Measurements"  
Anne Smith Duncan and Thomas J. Harris
- "Language-Sensitive Editor"  
Glenn Lupton
- "VAX SCAN: Rule-based Text Processing Software"  
Stephen R. Greenwood
- "Software Productivity Features Provided by the Ada Language and the VAX Ada Compiler"  
Robert A. Conti
- "Programmer Productivity Aspects of the VAX GKS and VAX PHIGS Products"  
Brian A. Axtell, William H. Clifford, Jr., and Jeffery S. Saltz
- "The VAX RALLY System—A Relational Fourth-Generation Language"  
Lewis Lasher
- "VTX and VALU—Software Productivity Tools for Distributed Applications Development"  
Linda E. Benson, Michael Gianatassio, Jr., and Karen L. McKeen
- "Pragmatics in the Development of VAX Ada"  
Ronald F. Brender, Bevin R. Brett, and Charles Z. Mitchell
- "Development of a Graphical Program Generator"  
Steven J. Grass
- "Project Management of the VAX DEC/Test Manager Software Version 2.0"  
Linda Ziman and Martin Dickau
- "Development of the VAX NOTES System"  
Peter D. Gilbert
- "Software Usability Engineering"  
Michael D. Good

#### **Volume 1, Number 5**

- "The VAXcluster Concept: An Overview of a Distributed System"  
Nancy P. Kronenberg, Henry M. Levy, William D. Strecker, and Richard J. Merewood
- "The System Communication Architecture"  
Darrel J. Duffy
- "The VAX/VMS Distributed Lock Manager"  
William E. Snaman, Jr. and David W. Thiel
- "The Design and Implementation of a Distributed File System"  
Andrew C. Goldstein
- "Local Area VAXcluster Systems"  
Michael S. Fox and John A. Ywoskus
- "VAXcluster Availability Modeling"  
Edward E. Balkovich, Prashant Bhabhala, William R. Dunnington, and Thomas F. Weyant
- "System Level Performance of VAX 8974 and 8978 Systems"  
Daeil Park, Rekha D. Von Ehren, Tzyh-Jong Wang, and Nii N. Quaynor

"CI Bus Arbitration Performance in a VAXcluster System"  
Xi-ren Cao, Nii N. Quaynor, and Fernando C. Colon Osorio

### Volume 1, Number 4

- "An Overview of the Four Systems in the VAX 8800 Family"  
Robert M. Burley  
"The VAX 8800 Microarchitecture"  
Sudhindra N. Mishra  
"The CPU Clock System in the VAX 8800 Family"  
William A. Samaras  
"Aspects of the VAX 8800 C Box Design"  
John Fu, James B. Keller, and Kenneth J. Haduch  
"The Memory System in the VAX 8800 Family"  
Paul J. Natusch, David C. Senerchia, and Eugene L. Yu  
"Floating Point in the VAX 8800 Family"  
John H. P. Zurawski, Kathleen L. Pratt, and Tracey L. Jones  
"The VAX 8800 Input/Output System"  
James P. Janetos  
"The VAXBI Bus—A Randomly Configurable Design"  
Paul C. Wade  
"A Logical Grounding Scheme for the VAX 8800 Processor"  
Michael W. Kement and Gerald J. Brand  
"The Simulation of Processor Performance for the VAX 8800 Family"  
Cheryl A. Weicke  
"VMS Multiprocessing on the VAX 8800 System"  
Stuart J. Farnham, Michael S. Harvey, and Kathleen D. Morse  
"A Parallel Implementation of the Circuit Simulator SPICE on the VAX 8800 System"  
Gabriel P. Bishoff and Steven S. Greenberg  
"The Impact of VAX 8800 Design Methodology on CAD Development"  
Dennis T. Bak  
"On-line Manufacturing Data Access on the VAX 8800 Project"  
Andrew J. Matthews

### Volume 1, Number 3

- "Digital Network Architecture Overview"  
Anthony G. Lauck, David R. Oran, and Radia J. Perlman  
"Performance Analysis and Modeling of Digital's Networking Architecture"  
Raj Jain and William R. Hawe  
"The DECnet/SNA Gateway Product—A Case Study in Cross Vendor Networking"  
John P. Morency, David Porter, Richard P. Pitkin, and David R. Oran  
"The Extended Local Area Network Architecture and LANBridge 100"  
William R. Hawe, Mark F. Kempf, and Alan J. Kirby

- "Terminal Servers on Ethernet Local Area Networks"  
Bruce E. Mann, Colin Strutt, and Mark F. Kempf  
"The DECnet-ULTRIX Software"  
John Forecast, James L. Jackson, and Jeffrey A. Schriesheim  
"The DECnet-DOS System"  
Peter O. Mierswa, David J. Mitton, and Martha L. Spence  
"The Evolution of Network Management Products"  
Nancy R. La Pelle, Mark J. Seger, and Mark W. Sylor  
"The NMCC/DECnet Monitor Design"  
Mark W. Sylor

### Volume 1, Number 2

- "The MicroVAX 78032 Chip, A 32-Bit Microprocessor"  
Daniel W. Dobberpuhl, Robert M. Supnik, Richard T. Witek  
"The MicroVAX 78132 Floating Point Chip"  
William R. Bidermann, Amnon Fisher, Burton M. Leary, Robert J. Simcoe, and William R. Wheeler  
"Developing the MicroVAX II CPU Board"  
Barry A. Maskas  
"The Evolution of the Custom CAD Suite Used on the MicroVAX II System"  
Anthony F. Hutchings  
"The Making of a MicroVAX Workstation"  
Rick Spitz, Peter George, and Stephen Zalewski  
"The RQDX3 Design Project"  
Nicholas A. Warchol and Stephen F. Shirron  
"The Evolution of Instruction Emulation for the MicroVAX Systems"  
Kathleen D. Morse, Lawrence J. Kenah  
"The TK50 Cartridge Tape Drive"  
Steven E. Boone, Guenter E. Schneider  
"Porting ULTRIX Software to the MicroVAX System"  
Raymond J. Lanza

### Volume 1, Number 1

- "An Overview of the VAX 8600 System"  
Tryggve Fossum, James B. McElroy, and William English  
"The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture"  
Mario Troiani, S. Stephen Ching, Nii N. Quaynor, John E. Bloem, and Fernando C. Colon Osorio  
"The F Box, Floating Point in the VAX 8600 System"  
Tryggve Fossum, William R. Grundmann, and Virginia C. Blaha  
"Packaging the VAX 8600 Processor"  
James B. McElroy  
"Signal Integrity in the VAX 8600 System"  
John H. Hackenberg  
"Cooling the VAX 8600 Processor"  
E. Brian Kalita and William English  
"Designing Reliability into the VAX 8600 System"  
William F. Bruckert and Ronald E. Josephson

## Author Listing

- Abrahams, Alan**, "VAX/VMS Services for MS-DOS," Vol. 1, No. 9 (1989); "An Overview of the PATHWORKS Product Family," Vol. 4, No. 1 (1992)
- Adiletta, Matthew J.**, "Semiconductor Technology in a High-performance VAX System," Vol. 2, No. 4 (1990)
- Allison, Brian R.**, "An Overview of the VAX 6200 Family of Systems," Vol. 1, No. 7 (1988); "The Architectural Definition Process of the VAX 6200 Family," Vol. 1, No. 7 (1988); "Technical Description of the DEC 7000 and DEC 10000 AXP Family," Vol. 4, No. 4 (1992)
- Allmon, Randy**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Alonso, Carlos**, "Verification of the First Fault-tolerant VAX System," Vol. 3, No. 1 (1991)
- Anderson, Walker**, "Logical Verification of the NVAX CPU Chip Design," Vol. 4, No. 3 (1992); "Development of Digital's PCI Chip Sets and Evaluation Kit for the DECchip 21064 Microprocessor," Vol. 6, No. 2 (1994)
- Angebranndt, Susan**, "The Sample X11 Server Architecture," Vol. 2, No. 3 (1990)
- Anglin, Robert**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Appel, Neal B.**, "CDA in Science and Engineering," Vol. 2, No. 1 (1990)
- Asher, David**, "DEC @aGlance—Integration of Desktop Tools and Manufacturing Process Information Systems," Vol. 5, No. 2 (1993)
- Atakov, Eugenia M.**, "Electromigration Reliability of VLSI Interconnect," Vol. 4, No. 2 (1992)
- Axtell, Brian A.**, "Programmer Productivity Aspects of the VAX GKS and VAX PHIGS Products," Vol. 1, No. 6 (1988)
- Baba, Hiroyoshi**, "Japanese Input Method Independent of Applications," Vol. 5, No. 3 (1993)
- Bahaa-El-Din, Wael H.**, "Performance Evaluation of Transaction Processing Systems," Vol. 3, No. 1 (1991)
- Bak, Dennis T.**, "The Impact of VAX 8800 Design Methodology on CAD Development," Vol. 1, No. 4 (1987)
- Baldwin, Christopher**, "Development of the FDDI Physical Layer," Vol. 3, No. 2 (1991)
- Balkovich, Edward E.**, "VAXcluster Availability Modeling," Vol. 1, No. 5 (1987)
- Barnard, Karen E.**, "Hierarchical Fault Detection and Isolation Strategy for the VAX 9000 System," Vol. 2, No. 4 (1990)
- Bartoszek, John T.**, "VAX 6000 Model 400 Physical Technology," Vol. 2, No. 2 (1990)
- Basmaji, Jean H.**, "The Role of Computer-aided Engineering in the Design of the VAX 6200 System," Vol. 1, No. 7 (1988)
- Bates, Kenneth H.**, "Performance Aspects of the HSC Controller," Vol. 1, No. 8 (1989)
- Bean, Robert G.**, "The Hierarchical Storage Controller, A Tightly Coupled Multiprocessor as Storage Server," Vol. 1, No. 8 (1989)
- Beander, Bert**, "VAX/VMS Software Development Environment," Vol. 1, No. 6 (1988)
- Beck, Paul R.**, "The DECnet-VAX Product—An Integrated Approach to Networking," Vol. 1, No. 3 (1986)
- Bell, David A.**, "Transistor Hot Carrier Reliability Assurance in CMOS Technologies," Vol. 4, No. 2 (1992)
- Benoit, Paul**, "DECnet for OpenVMS AXP: A Case History," Vol. 4, No. 4 (1992)
- Benson, David**, "An Overview of the Common Node Software," Vol. 3, No. 2 (1991)
- Benson, Linda E.**, "VTX and VALU—Software Productivity Tools for Distributed Applications Development," Vol. 1, No. 6 (1988)
- Benson, Thomas R.**, "Porting OpenVMS from VAX to Alpha AXP," Vol. 4, No. 4 (1992)
- Bernstein, Debra**, "The NVAX and NVAX+ High-performance VAX Microprocessors," Vol. 4, No. 3 (1992)
- Bernstein, Philip A.**, "DECdta—Digital's Distributed Transaction Processing Architecture," Vol. 3, No. 1 (1991)
- Berti, Antonio C.**, "CMOS-4 Technology for Fast Logic and Dense On-chip Memory," Vol. 4, No. 2 (1992)
- Bertucci, David**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Bettels, Jürgen**, "Unicode: A Universal Character Code," Vol. 5, No. 3 (1993); "The X/Open Internationalization Model," Vol. 5, No. 3 (1993)
- Bhabhalia, Prashant**, "VAXcluster Availability Modeling," Vol. 1, No. 5 (1987)

- Bhaiwala, Masooma**, "Digital's DECChip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- Bhandarkar, Dileep P.**, "Vector Processing on the VAX 9000 System," Vol. 2, No. 4 (1990)
- Bidermann, William R.**, "The MicroVAX 78132 Floating Point Chip," Vol. 1, No. 2 (1986)
- Biro, Larry L.**, "The NVAX and NVAX+ High-performance VAX Microprocessors," Vol. 4, No. 3 (1992)
- Bischoff, Gabriel P.**, "A Parallel Implementation of the Circuit Simulator SPICE on the VAX 8800 System," Vol. 1, No. 4 (1987)
- Bishop, F. Avery**, "Unicode: A Universal Character Code," Vol. 5, No. 3 (1993)
- Biswas, Prabuddha**, "Ethernet Performance of Remote DECwindows Applications," Vol. 2, No. 3 (1990)
- Blaha, Virginia C.**, "The F Box, Floating Point in the VAX 8600 System," Vol. 1, No. 1 (1985)
- Blickstein, David S.**, "The GEM Optimizing Compiler System," Vol. 4, No. 4 (1992)
- Bloem, John E.**, "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Vol. 1, No. 1 (1985)
- Boone, Steven E.**, "The TK50 Cartridge Tape Drive," Vol. 1, No. 2 (1986)
- Bouchard, Gregg A.**, "The VAX 6000 Model 600 Processor," Vol. 4, No. 3 (1992)
- Bowhill, William J.**, "An Overview of the VAX 6000 Model 400 Chip Set," Vol. 2, No. 2 (1990); "The VAX 6000 Model 400 Scalar Processor Module," Vol. 2, No. 2 (1990)
- Brand, Gerald J.**, "A Logical Grounding Scheme for the VAX 8800 Processor," Vol. 1, No. 4 (1987)
- Brash, David L.A.**, "The DECNIS 500/600 Multiprotocol Bridge/Router and Gateway," Vol. 5, No. 1 (1993)
- Brender, Ronald F.**, "Pragmatics in the Development of VAX Ada," Vol. 1, No. 6 (1988); "Using Simulation to Develop and Port Software," Vol. 4, No. 4 (1992)
- Bresnahan, Edward W.**, "PATHWORKS for VMS File Server," Vol. 4, No. 1 (1992)
- Brett, Bevin R.**, "Pragmatics in the Development of VAX Ada," Vol. 1, No. 6 (1988)
- Brewer, Elizabeth A.**, "Design of the PATHWORKS for ULTRIX File Server," Vol. 4, No. 1 (1992)
- Britton, Sharon**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Brown, Barry G.**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)
- Brown, John F.**, "An Overview of the VAX 6000 Model 400 Chip Set," Vol. 2, No. 2 (1990); "The NVAX and NVAX+ High-performance VAX Microprocessors," Vol. 4, No. 3 (1992)
- Bruckert, William F.**, "Designing Reliability into the VAX 8600 System," No. 1 (1985); "Verification of the First Fault-tolerant VAX System," Vol. 3, No. 1 (1991)
- Brunner, Richard A.**, "Vector Processing on the VAX 9000 System," Vol. 2, No. 4 (1990)
- Bryant, Stewart F.**, "The DECNIS 500/600 Multiprotocol Bridge/Router and Gateway," Vol. 5, No. 1 (1993)
- Bußler, Christoph J.**, "Policy Resolution in Workflow Management Systems," Vol. 6, No. 4 (1994)
- Bulger, Joseph M.**, "CMOS-4 Back-end Process Development for a VLSI 0.75 μm Triple-level Interconnection Technology," Vol. 4, No. 2 (1992)
- Burley, Robert M.**, "An Overview of the Four Systems in the VAX 8800 Family," Vol. 1, No. 4 (1987)
- Butala, Charles F.**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)
- Buxton, Kim A.**, "The ULTRIX Implementation of DECnet/OSI," Vol. 5, No. 1 (1993)
- Calcagni, Richard E.**, "VAX 6000 Model 400 CPU Chip Set Functional Design Verification," Vol. 2, No. 2 (1990)
- Callander, Michael A., Sr.**, "The VAX 6000 Model 400 Scalar Processor Module," Vol. 2, No. 2 (1990); "The VAXstation 4000 Model 90," Vol. 4, No. 3 (1992)
- Callon, Ross W.**, "Routing Architecture," Vol. 5, No. 1 (1993)
- Camilli, Larry T.**, "Test and Qualification of the VAX 6000 Model 400 System," Vol. 2, No. 2 (1990)
- Cao, Xi-ren**, "CI Bus Arbitration Performance in a VAXcluster System," Vol. 1, No. 5 (1987)
- Cardoza, Wayne M.**, "Porting OpenVMS from VAX to Alpha AXP," Vol. 4, No. 4 (1992)
- Carlson, Laureh M.**, "The VAXstation 4000 Model 90," Vol. 4, No. 3 (1992); "Development of Digital's PCI Chip Sets and Evaluation Kit for the DECChip 21064 Microprocessor," Vol. 6, No. 2 (1994)
- Chandler, Martha A.**, "Design of the PATHWORKS for ULTRIX File Server," Vol. 4, No. 1 (1992)
- Chang, Chian-Ham**, "ULTRIX Fiber Distributed Data Interface Networking Subsystem Implementation," Vol. 3, No. 2 (1991); "High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP," Vol. 5, No. 1 (1993)
- Chang, Luke L.**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)
- Chao, Linda**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Chenetz, Steven J.**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)
- Cheng, Siu Yin**, "PATHWORKS for VMS File Server," Vol. 4, No. 1 (1992)
- Chernoff, Anton**, "Binary Translation," Vol. 4, No. 4 (1992)
- Cheung, Baldwin K.**, "Interapplication Access and Integration," Vol. 2, No. 1 (1990)
- Chin, Derrick J.**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)

- Ching, S. Stephen**, "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Vol. 1, No. 1 (1985)
- Chisvin, Lawrence**, "The VAX 6000 Model 600 Processor," Vol. 4, No. 3 (1992)
- Chui, Kwong-Tak A.**, "Design of the VAX 4000 Model 400, 500, and 600 Systems," Vol. 4, No. 3 (1992); "Digital's DECchip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- Cianciolo, Christopher J.**, "Hardware Accelerators for Bitonal Image Processing," Vol. 3, No. 4 (1991)
- Ciarfella, Paul W.**, "An Overview of the Common Node Software," Vol. 3, No. 2 (1991)
- Clark, Thomas E.**, "CMOS-4 Back-end Process Development for a VLSI 0.75  $\mu\text{m}$  Triple-level Interconnection Technology," Vol. 4, No. 2 (1992)
- Clement, J. Joseph**, "Electromigration Reliability of VLSI Interconnect," Vol. 4, No. 2 (1992)
- Clifford, William H., Jr.**, "Programmer Productivity Aspects of the VAX GKS and VAX PHIGS Products," Vol. 1, No. 6 (1988)
- Cobb, Graham R.**, "Digital's Multiprotocol Routing Software Design," Vol. 5, No. 1 (1993)
- Coffler, Jeffrey**, "Porting Digital's Database Management Products to the Alpha AXP Platform," Vol. 4, No. 4 (1992)
- Cohen, Seth S.**, "The Relationship between the DECwrite Editor and the Digital Document Interchange Format," Vol. 2, No. 1 (1990)
- Collica, Randall S.**, "A Yield Enhancement Methodology for Custom VLSI Manufacturing," Vol. 4, No. 2 (1992)
- Collins, Michael D.**, "Development of the XUI Toolkit," Vol. 2, No. 3 (1990)
- Colombo, James V.**, "DECnet for OpenVMS AXP: A Case History," Vol. 4, No. 4 (1992)
- Colon Osorio, Fernando C.**, "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Vol. 1, No. 1 (1985); "CI Bus Arbitration Performance in a VAXcluster System," Vol. 1, No. 5 (1987)
- Conklin, Peter F.**, "Enrollment Management, Managing the Alpha AXP Program," Vol. 4, No. 4 (1992)
- Conrad, Robert A.**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Conroy, David G.**, "The Alpha Demonstration Unit: A High-performance Multiprocessor for Software and Chip Development," Vol. 4, No. 4 (1992); "The Evolution of the Alpha AXP PC," Vol. 6, No. 1 (1994)
- Conti, Robert A.**, Software Productivity Features Provided by the Ada Language and the VAX Ada Compiler," Vol. 1, No. 6 (1988)
- Cotter, Gerald E.**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)
- Couranz, Robert**, "The E'COTS System and Alpha AXP Technology: The New Computer Standard for Military Use," Vol. 6, No. 2 (1994)
- Craig, Peter W.**, "The GEM Optimizing Compiler System," Vol. 4, No. 4 (1992)
- Crane, Barbara**, "Disk Drive Technology Improvements in the RA90," Vol. 1, No. 8 (1989)
- Cressman, David C.**, "Analysis of Data Compression in the DLT2000 Tape Drive," Vol. 6, No. 2 (1994)
- Croll, John W.**, "Test and Qualification of the VAX 6000 Model 400 System," Vol. 2, No. 2 (1990)
- Crouse, Robert N.**, "Hardware Accelerators for Bitonal Image Processing," Vol. 3, No. 4 (1991)
- Crowell, Jonathan C.**, "Design of the VAX 4000 Model 400, 500, and 600 Systems," Vol. 4, No. 3 (1992); "The Design of the VAX 4000 Model 100 and MicroVAX 3100 Model 90 Desktop Systems," Vol. 4, No. 3 (1992)
- Curless, Jeffrey R.**, "DECnet Transport Architecture," Vol. 4, No. 1 (1992)
- D'Silva, Vijay G.**, "Measurement and Analysis Techniques for DECnet Products," Vol. 1, No. 9 (1989)
- Darcy, George A., III**, "Using Simulation to Develop and Port Software," Vol. 4, No. 4 (1992)
- Davidson, Caroline S.**, "The GEM Optimizing Compiler System," Vol. 4, No. 4 (1992)
- Davies, Neil L. M.**, "SEI-based Process Improvement Efforts at Digital," Vol. 5, No. 4 (1993)
- Davis, Scott H.**, "Design of VMS Volume Shadowing Phase II—Host-based Shadowing," Vol. 3, No. 3 (1991)
- DeGregory, Karen T.**, "Performance Evaluation of the VAX 6200 Systems," Vol. 1, No. 7 (1988)
- DeVane, Charles J.**, "Design of the MicroVAX 3500/3600 Second-level Cache," Vol. 1, No. 7 (1988)
- Denham, Jeffrey M.**, "DEC OSF/1 Version 3.0 Symmetric Multiprocessing Implementation," Vol. 6, No. 3 (1994)
- Dever, Daniel E.**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Dickau, Martin**, "Project Management of the VAX DEC/Test Manager Software Version 2.0," Vol. 1, No. 6 (1988)
- Dietrich, X. Joseph**, "A Yield Enhancement Methodology for Custom VLSI Manufacturing," Vol. 4, No. 2 (1992)
- Dimino, Lucien A.**, "Performance of DEC Rdb Version 6.0 on AXP Systems," Vol. 6, No. 1 (1994)
- Dischler, Richard J.**, "The MicroVAX 78032 Chip, A 32-Bit Microprocessor," Vol. 1, No. 2 (1986); "HDSC and Multichip Unit Design and Manufacture," Vol. 2, No. 4 (1990); "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Dolan, Francis**, "Network Management," Vol. 5, No. 1 (1993)
- Donchin, Dale R.**, "The NVAX CPU Chip: Design Challenges, Methods and CAD Tools," Vol. 4, No. 3 (1992)
- Dormitzer, Paul H.**, "The VAX 9000 Service Processor Unit," Vol. 2, No. 4 (1990)
- Doucette, Richard L.**, "Semiconductor Technology in a High-performance VAX System," Vol. 2, No. 4 (1990)

- Doyle, Brian S.**, "Transistor Hot Carrier Reliability Assurance in CMOS Technologies," Vol. 4, No. 2 (1992)
- Dubash, Jamshed H.**, "CMOS-4 Back-end Process Development for a VLSI 0.75  $\mu$ m Triple-level Interconnection Technology," Vol. 4, No. 2 (1992)
- Duffy, Darrell J.**, "The System Communication Architecture," Vol. 1, No. 5 (1987)
- Dumont, Margaret M.**, "SEI-based Process Improvement Efforts at Digital," Vol. 5, No. 4 (1993)
- Dunbeck, Peter B.**, "HDSC and Multichip Unit Design and Manufacture," Vol. 2, No. 4 (1990)
- Duncan, Anne Smith**, "Software Productivity Measurements," Vol. 1, No. 6 (1988)
- Dunnington, William R.**, "VAXcluster Availability Modeling," Vol. 1, No. 5 (1987)
- Durdan, W. Hugh**, "An Overview of the VAX 6000 Model 400 Chip Set," Vol. 2, No. 2 (1990)
- Dutton, Todd A.**, "The Design of the DEC 3000 AXP Systems, Two High-performance Workstations," Vol. 4, No. 4 (1992)
- Eck, John C.**, "Synthesis in the CAD System Used to Design the VAX 9000 System," Vol. 2, No. 4 (1990)
- Edmondson, John H.**, "The NVAX and NVAX+ High-performance VAX Microprocessors," Vol. 4, No. 3 (1992)
- Eiref, Daniel**, "The Design of the DEC 3000 AXP Systems, Two High-performance Workstations," Vol. 4, No. 4 (1992)
- Emberton, William T.**, "DECdta—Digital's Distributed Transaction Processing Architecture," Vol. 3, No. 1 (1991)
- Emer, Joel S.**, "Design and Implementation of the VAX Distributed File Service," Vol. 1, No. 9 (1989)
- Emlich, Larry W.**, "VAXsimPLUS, A Fault Manager Implementation," Vol. 1, No. 8 (1989)
- Engberg, Björn**, "X Window Terminals," Vol. 3, No. 4 (1991)
- English, William**, "An Overview of the VAX 8600 System," Vol. 1, No. 1 (1985); "Cooling the VAX 8600 Processor," Vol. 1, No. 1 (1985)
- Faiman, R. Neil, Jr.**, "The GEM Optimizing Compiler System," Vol. 4, No. 4 (1992)
- Falcone, Joseph R.**, "The Evolution of the Alpha AXP PC," Vol. 6, No. 1 (1994)
- Faricelli, John V.**, "Numerical Device and Process Simulation Tools in Transistor Design," Vol. 4, No. 2 (1992)
- Farnham, Stuart J.**, "VMS Multiprocessing on the VAX 8800 System," Vol. 1, No. 4 (1987)
- Farrell, James A.**, "Microprocessor Performance and Process Complexity in CMOS Technologies," Vol. 4, No. 2 (1992)
- Feenan, James J., Jr.**, "The Design of Multimedia Object Support in DEC Rdb," Vol. 5, No. 2 (1993)
- Fenwick, David M.**, "Vector Processing on the VAXvector 6000 Model 400," Vol. 2, No. 2 (1990)
- Ferris, Edward J.**, "The ULTRIX Implementation of DECnet/OSI," Vol. 5, No. 1 (1993)
- Finkelstein, Eugene**, "Performance Evaluation of Distributed Applications and Services in the DECnet Environment," Vol. 1, No. 9 (1989)
- Fischer, Timothy C.**, "The NVAX CPU Chip: Design Challenges, Methods and CAD Tools," Vol. 4, No. 3 (1992)
- Fishbein, Bruce J.**, "Transistor Hot Carrier Reliability Assurance in CMOS Technologies," Vol. 4, No. 2 (1992)
- Fisher, Amnon**, "The MicroVAX 78132 Floating Point Chip," Vol. 1, No. 2 (1986)
- Fite, David B., Jr.**, "Design Strategy for the VAX 9000 System," Vol. 2, No. 4 (1990)
- Flower, Richard**, "High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP," Vol. 5, No. 1 (1993)
- Forecast, John**, "The DECnet-ULTRIX Software, Vol. 1, No. 3 (1986); "High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP," Vol. 5, No. 1 (1993)
- Fossum, Tryggve**, "An Overview of the VAX 8600 System," Vol. 1, No. 1 (1985); "The F Box, Floating Point in the VAX 8600 System," Vol. 1, No. 1 (1985); "Design Strategy for the VAX 9000 System," Vol. 2, No. 4 (1990)
- Fox, Michael S.**, "Local Area VAXcluster Systems," Vol. 1, No. 5 (1987)
- Fox, Thomas F.**, "The CVAX 78034 Chip, a 32-bit Second-generation VAX Microprocessor," Vol. 1, No. 7 (1988); "Microprocessor Performance and Process Complexity in CMOS Technologies," Vol. 4, No. 2 (1992); "The NVAX CPU Chip: Design Challenges, Methods and CAD Tools," Vol. 4, No. 3 (1992)
- Friedberg, Jeffrey D.**, "PEX: A Network-transparent Three-dimensional Graphics System," Vol. 2, No. 3 (1990)
- Friedman, Lawrence N.**, "An Implementation of the OSI Upper Layers and Applications," Vol. 5, No. 1 (1993)
- Fu, John**, "Aspects of the VAX 8800 C Box Design," Vol. 1, No. 4 (1987)
- Furlong, Thomas C.**, "Development of the DECstation 3100," Vol. 2, No. 2 (1990)
- Furtney, Mark**, "A Shared Memory MPP from Cray Research," Vol. 6, No. 2 (1994)
- Gagnon, Michael**, "DB Integrator: Open Middleware for Data Access," Vol. 7, No. 1 (1995)
- Gamache, Rodney N.**, "VMS Symmetric Multiprocessing," Vol. 1, No. 7 (1988)
- Garver, Marion M.**, "CMOS-4 Back-end Process Development for a VLSI 0.75  $\mu$ m Triple-level Interconnection Technology," Vol. 4, No. 2 (1992)
- Garvey, Glenn P.**, "The Role of Computer-aided Engineering in the Design of the VAX 6200 System," Vol. 1, No. 7 (1988)
- George, Peter**, "The Making of a MicroVAX Workstation," Vol. 1, No. 2 (1986)

- Gerberg, Elliot C.**, "Digital's Multiprotocol Routing Software Design," Vol. 5, No. 1 (1993)
- Gianatassio, Michael Jr.**, "VTX and VALU—Software Productivity Tools for Distributed Applications Development," Vol. 1, No. 6 (1988)
- Gieseke, Bruce**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Gilbert, Peter D.**, "Development of the VAX NOTES System," Vol. 1, No. 6 (1988)
- Gillet, Richard B., Jr.**, "Interfacing a VAX Microprocessor to a High-speed Multiprocessing Bus," Vol. 1, No. 7 (1988)
- Giokas, Dennis G.**, "eXcursion for Windows: Integrating Two Windowing Systems," Vol. 4, No. 1 (1992); "The Design of ManageWORKS: A User Interface Framework," Vol. 6, No. 4 (1994)
- Glossop, Kent D.**, "The GEM Optimizing Compiler System," Vol. 4, No. 4 (1992)
- Goldman, Matthew S.**, "The VAX 9000 Service Processor Unit," Vol. 2, No. 4 (1990)
- Goldstein, Andrew C.**, "The Design and Implementation of a Distributed File System," Vol. 1, No. 5 (1987)
- Goleman, William L.**, "Improving Process to Increase Productivity While Assuring Quality: A Case Study of the Volume Shadowing Port to OpenVMS AXP," Vol. 6, No. 1 (1994)
- Good, Michael D.**, "Software Usability Engineering," Vol. 1, No. 6 (1988)
- Graham, Richard**, "Fiber Distributed Data Interface Overview," Vol. 3, No. 2 (1991)
- Grass, Steven J.**, "Development of a Graphical Program Generator," Vol. 1, No. 6 (1988)
- Grawin, Richard A.**, "Performance Evaluation of Distributed Applications and Services in the DECnet Environment," Vol. 1, No. 9 (1989)
- Gray, Heather**, "High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP," Vol. 5, No. 1 (1993)
- Greenberg, Steven S.**, "A Parallel Implementation of the Circuit Simulator SPICE on the VAX 8800 System," Vol. 1, No. 4 (1987)
- Greenwood, Stephen R.**, "VAX SCAN: Rule-based Text Processing Software," Vol. 1, No. 6 (1988); "The DECwindows User Interface Language," Vol. 2, No. 3 (1990); "International Cultural Differences in Software," Vol. 5, No. 3 (1993)
- Griffin, David M.**, "Remote System Management in Network Environments," Vol. 1, No. 9 (1989)
- Gronowski, Paul E.**, "The CVAX 78034 Chip, a 32-bit Second-generation VAX Microprocessor," Vol. 1, No. 7 (1988)
- Grove, Richard B.**, "The GEM Optimizing Compiler System," Vol. 4, No. 4 (1992)
- Grula, Gregory J.**, "CMOS-4 Technology for Fast Logic and Dense On-chip Memory," Vol. 4, No. 2 (1992)
- Grundmann, William R.**, "The F Box, Floating Point in the VAX 8600 System," Vol. 1, No. 1 (1985)
- Guenther, Alan**, "Design of the DECprint Common Printer Supervisor for VMS Systems," Vol. 3, No. 4 (1991)
- Guerrieri, Ernesto**, "DEC TP WORKcenter: A Software Process Case Study," Vol. 5, No. 4 (1993)
- Gumbel, Richard T.**, "Development of the CDA Toolkit," Vol. 2, No. 1 (1990)
- Habib, Frances A.**, "Tools and Techniques for Preliminary Sizing of Transaction Processing Applications," Vol. 3, No. 1 (1991)
- Hackenberg, John H.**, "Signal Integrity in the VAX 8600 System," Vol. 1, No. 1 (1985); "Semiconductor Technology in a High-performance VAX System," Vol. 2, No. 4 (1990)
- Haduch, Kenneth J.**, "Aspects of the VAX 8800 C Box Design," Vol. 1, No. 4 (1987)
- Haentjens, René**, "The Ordering of Universal Character Strings," Vol. 5, No. 3 (1993)
- Hannemann, Robert J.**, "VAX 6000 Model 400 Physical Technology," Vol. 2, No. 2 (1990)
- Hansen, Stephen P.**, "VAX 6000 Model 400 Physical Technology," Vol. 2, No. 2 (1990)
- Harokopus, Robert P.**, "Hierarchical Fault Detection and Isolation Strategy for the VAX 9000 System," Vol. 2, No. 4 (1990)
- Harper, John**, "Overview of Digital's Open Networking," Vol. 5, No. 1 (1993)
- Harris, Thomas J.**, "Software Productivity Measurements," Vol. 1, No. 6 (1988)
- Harvey, Michael S.**, "VMS Multiprocessing on the VAX 8800 System," Vol. 1, No. 4 (1987)
- Hasenaar, Robert**, "The Megadoc Image Document Management System," Vol. 5, No. 2 (1993)
- Hassoun, Soha M. N.**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Hawe, William R.**, "Performance Analysis and Modeling of Digital's Networking Architecture," Vol. 1, No. 3 (1986); "The Extended Local Area Network Architecture and LANBridge 100," Vol. 1, No. 3 (1986); "Fiber Distributed Data Interface Overview," Vol. 3, No. 2 (1991); "High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP," Vol. 5, No. 1 (1993)
- Hayden, Peter C.**, "Fiber Distributed Data Interface Overview," Vol. 3, No. 2 (1991); "LAN Addressing for Digital Video Data," Vol. 5, No. 2 (1993)
- Hayes, Fidelma M.**, "Design of the AlphaServer Multi-processor Server Systems," Vol. 6, No. 3 (1994)
- Herrick, William V.**, "An Overview of the VAX 6000 Model 400 Chip Set," Vol. 2, No. 2 (1990)
- Hetherington, Ricky C.**, "VAX Instructions That Illustrate the Architectural Features of the VAX 9000 CPU," Vol. 2, No. 4 (1990)

- Heydari, Masood**, "The Role of Computer-aided Engineering in the Design of the VAX 6200 System," Vol. 1, No. 7 (1988)
- Hiscock, James S.**, "Development of the DECbridge 500 Product," Vol. 3, No. 2 (1991)
- Ho, Roy**, "DXML: A High-performance Scientific Subroutine Library," Vol. 6, No. 3 (1994)
- Hobbs, Steven O.**, "The GEM Optimizing Compiler System," Vol. 4, No. 4 (1992)
- Hoeppner, Gregory W.**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Honma, Takahide**, "Japanese Input Method Independent of Applications," Vol. 5, No. 3 (1993)
- Hooper, Donald F.**, "Synthesis in the CAD System Used to Design the VAX 9000 System," Vol. 2, No. 4 (1990)
- Hoover, Stewart V.**, "The Design of DECmodel for Windows," Vol. 6, No. 4 (1994)
- Houghton, Christopher L.**, "Digital's DECchip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- Houlihan, Paul J.**, "Improving Process to Increase Productivity While Assuring Quality: A Case Study of the Volume Shadowing Port to OpenVMS AXP," Vol. 6, No. 1 (1994)
- Hrones, John A., Jr.**, "Defining Global Requirements with Distributed QFD," Vol. 5, No. 4 (1993)
- Hsiao, Ruei-Hsin**, "Measurement and Analysis Techniques for DECnet Products," Vol. 1, No. 9 (1989)
- Hsu, Yun-Ping**, "Performance Evaluation of Transaction Processing Systems," Vol. 3, No. 1 (1991)
- Huntwork, Paul K.**, "Changing the Rules: A Pragmatic Approach to Product Development," Vol. 5, No. 4 (1993)
- Hutchings, Anthony F.**, "The Evolution of the Custom CAD Suite Used on the MicroVAX II System," Vol. 1, No. 2 (1986)
- Hutchison, Jerry D.**, "Development of the FDDI Physical Layer," Vol. 3, No. 2 (1991)
- Iles, Michael V.**, "Using Simulation to Develop and Port Software," Vol. 4, No. 4 (1992)
- Jack, Martin L.**, "Development of the CDA Toolkit," Vol. 2, No. 1 (1990)
- Jackson, Daniel B.**, "Transistor Hot Carrier Reliability Assurance in CMOS Technologies," Vol. 4, No. 2 (1992)
- Jackson, James L.**, "The DECnet-ULTRIX Software," Vol. 1, No. 3 (1986)
- Jacobson, Neal F.**, "The Digital Table Interchange Format," Vol. 2, No. 1 (1990); "Interapplication Access and Integration," Vol. 2, No. 1 (1990); "The Design and Development of the DECdecision Product," Vol. 2, No. 1 (1990)
- Jagannathan, Ravindran**, "Porting OpenVMS from VAX to Alpha AXP," Vol. 4, No. 4 (1992)
- Jain, Anil K.**, "The CVAX 78034 Chip, a 32-bit Second-generation VAX Microprocessor," Vol. 1, No. 7 (1988)
- Jain, Raj**, "Performance Analysis and Modeling of Digital's Networking Architecture," Vol. 1, No. 3 (1986)
- Janetos, James P.**, "The VAX 8800 Input/Output System," Vol. 1, No. 4 (1987)
- Janosik, John L., Jr.**, "The Design of Multimedia Object Support in DEC Rdb," Vol. 5, No. 2 (1993)
- Jedrey, Benjamin C., Jr.**, "Defining Global Requirements with Distributed QFD," Vol. 5, No. 4 (1993)
- Jesuraj, Ramasamy**, "Modeling and Analysis of the DECnet/SNA Gateway," Vol. 1, No. 9 (1989)
- Johnson, Brad C.**, "Remote System Management in Network Environments," Vol. 1, No. 9 (1989)
- Johnson, James E.**, "Transaction Management Support in the VMS Operating System Kernel," Vol. 3, No. 1 (1991); "The Structure of the OpenVMS Management Station," Vol. 6, No. 4 (1994)
- Jones, James D.**, "The Common Printer Access Protocol," Vol. 3, No. 4 (1991)
- Jones, Richard D.**, "CMOS-4 Technology for Fast Logic and Dense On-chip Memory," Vol. 4, No. 2 (1992)
- Jones, Tracey L.**, "Floating Point in the VAX 8800 Family," Vol. 1, No. 4 (1987)
- Josephson, Ronald E.**, "Designing Reliability into the VAX 8600 System," Vol. 1, No. 1 (1985)
- Joshi, Ashok M.**, "A Relational Database Management System for Production Applications," Vol. 1, No. 8 (1989); "Designing an Optimized Transaction Commit Protocol," Vol. 3, No. 1 (1991)
- Kachrani, Ajay P.**, "The Common Printer Access Protocol," Vol. 3, No. 4 (1991)
- Kalita, E. Brian**, "Cooling the VAX 8600 Processor," Vol. 1, No. 1 (1985)
- Kalkunte, Ramsesh S.**, "Performance Analysis of a High-speed FDDI Adapter," Vol. 3, No. 3 (1991)
- Kamath, Chandrika**, "DXML: A High-performance Scientific Subroutine Library," Vol. 6, No. 3 (1994)
- Keller, James B.**, "Aspects of the VAX 8800 C Box Design," Vol. 1, No. 4 (1987)
- Kement, Michael W.**, "A Logical Grounding Scheme for the VAX 8800 Processor," Vol. 1, No. 4 (1987)
- Kempf, Mark F.**, "The Extended Local Area Network Architecture and LANBridge 100," Vol. 1, No. 3 (1986); "Terminal Servers on Ethernet Local Area Networks," Vol. 1, No. 3 (1986)
- Kenah, Lawrence J.**, "The Evolution of Instruction Emulation for the MicroVAX Systems," Vol. 1, No. 2 (1986)
- Kent, Christopher A.**, "XDPS: A Display PostScript System Extension for DECwindows," Vol. 2, No. 3 (1990)
- Khalil, Nadim A.**, "Numerical Device and Process Simulation Tools in Transistor Design," Vol. 4, No. 2 (1992)
- Kirby, Alan J.**, "The Extended Local Area Network Architecture and LANBridge 100," Vol. 1, No. 3 (1986)
- Kirk, Matthew B.**, "Binary Translation," Vol. 4, No. 4 (1992)

- Knox, Stephen T.**, "Modeling the Cost of Software Quality," Vol. 5, No. 4 (1993)
- Kochem, Robert C.**, "Development of the DECbridge 500 Product," Vol. 3, No. 2 (1991)
- Koeninger, R. Kent**, "A Shared Memory MPP from Cray Research," Vol. 6, No. 2 (1994)
- Kohler, Walter H.**, "Performance Evaluation of Transaction Processing Systems," Vol. 3, No. 1 (1991)
- Koning, G. Paul**, "The DECconcentrator 500 Product," Vol. 3, No. 2 (1991)
- Kopec, Thomas E.**, "Design of the VAX 4000 Model 400, 500, and 600 Systems," Vol. 4, No. 3 (1992); "The Evolution of the Alpha AXP PC," Vol. 6, No. 1 (1994)
- Krakauer, David B.**, "Transistor Hot Carrier Reliability Assurance in CMOS Technologies," Vol. 4, No. 2 (1992)
- Kratkiewicz, Gary L.**, "The Design of DECmodel for Windows," Vol. 6, No. 4 (1994)
- Kravitz, David**, "Development of Digital's PCI Chip Sets and Evaluation Kit for the DECchip 21064 Microprocessor," Vol. 6, No. 2 (1994)
- Kretschmer, Reinhard**, "Margin Analysis on Magnetic Disk Recording Channels," Vol. 1, No. 8 (1989)
- Krishnakumar, P. G.**, "GIGAswitch System: A High-performance Packet-switching Platform," Vol. 6, No. 1 (1994)
- Kronenberg, Nancy P.**, "The VAXcluster Concept: An Overview of a Distributed System," Vol. 1, No. 5 (1987); "Porting OpenVMS from VAX to Alpha AXP," Vol. 4, No. 4 (1992)
- Krycka, James A.**, "The DECnet-VAX Product—An Integrated Approach to Networking," Vol. 1, No. 3 (1986)
- Kuchler, Kathryn**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Kuenzel, James E.**, "The DECconcentrator 500 Product," Vol. 3, No. 2 (1991)
- Kuhn, Robert H.**, "The KAP Parallelizer for DEC Fortran and DEC C Programs," Vol. 6, No. 3 (1994)
- Kurth, Hugh R.**, "The Design of the DEC 3000 AXP Systems, Two High-performance Workstations," Vol. 4, No. 4 (1992)
- Kwong, Ambrose C.**, "Modeling and Analysis of the DECnet/SNA Gateway," Vol. 1, No. 9 (1989)
- La Pelle, Nancy R.**, "The Evolution of Network Management Products," Vol. 1, No. 3 (1986)
- Ladd, Andrew R.**, "The VAXstation 4000 Model 90," Vol. 4, No. 3 (1992)
- Ladd, Maureen**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Laing, William A.**, "Transaction Management Support in the VMS Operating System Kernel," Vol. 3, No. 1 (1991)
- Lambracht, Rudolph, Jr.**, "A Yield Enhancement Methodology for Custom VLSI Manufacturing," Vol. 4, No. 2 (1992)
- Landau, Richard**, "Design of the DECprint Common Printer Supervisor for VMS Systems," Vol. 3, No. 4 (1991)
- Landau, Robert V.**, "Transaction Management Support in the VMS Operating System Kernel," Vol. 3, No. 1 (1991)
- Lanza, Raymond**, "Porting ULTRIX Software to the MicroVAX System," Vol. 1, No. 2 (1986)
- Lary, Richard F.**, "The Hierarchical Storage Controller, A Tightly Coupled Multiprocessor as Storage Server," Vol. 1, No. 8 (1989)
- Lasher, Lewis**, "The VAX RALLY System—A Relational Fourth-Generation Language," Vol. 1, No. 6 (1988)
- Lau, David G.**, "A Yield Enhancement Methodology for Custom VLSI Manufacturing," Vol. 4, No. 2 (1992)
- Lauck, Anthony G.**, "Digital Network Architecture Overview," Vol. 1, No. 3 (1986)
- Laurune, William R.**, "The Digital Document Interchange Format," Vol. 2, No. 1 (1990)
- Lawson, John R., Jr.**, "Automatic, Network-directed Operating System Software Upgrades: A Platform-independent Approach," Vol. 6, No. 4 (1994)
- Leahy, Lee**, New Availability Features of Local Area VAXcluster Systems," Vol. 3, No. 3 (1991)
- Leary, Burton M.**, "The MicroVAX 78132 Floating Point Chip," Vol. 1, No. 2 (1986); "The CVAX 78034 Chip, a 32-bit Second-generation VAX Microprocessor," Vol. 1, No. 7 (1988); "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Leasure, Bruce**, "The KAP Parallelizer for DEC Fortran and DEC C Programs," Vol. 6, No. 3 (1994)
- Leibholz, Daniel L.**, "Digital's DECchip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- Lemmon, Paul J.**, "The Design and Verification of the AlphaStation 600 5-series Workstation," Vol. 7, No. 1 (1995)
- Leskowitz, Andrew T.**, "eXcursion for Windows: Integrating Two Windowing Systems," Vol. 4, No. 1 (1992)
- Leuthold, Dale H.**, "Semiconductor Technology in a High-performance VAX System," Vol. 2, No. 4 (1990)
- Leveille, Paul A.**, "The VAX 9000 Service Processor Unit," Vol. 2, No. 4 (1990)
- Levine, Ronald D.**, "Volume Rendering with the Kubota 3D Imaging and Graphics Accelerator," Vol. 6, No. 2 (1994)
- Levy, Henry M.**, "The VAXcluster Concept: An Overview of a Distributed System," Vol. 1, No. 5 (1987)
- Lichtenberg, Mitchell P.**, "DECnet Transport Architecture," Vol. 4, No. 1 (1992)
- Lidington, Gary P.**, "Overview of the MicroVAX 3500/3600 Processor Module," Vol. 1, No. 7 (1988)
- Litwinetz, Dennis M.**, "Semiconductor Technology in a High-performance VAX System," Vol. 2, No. 4 (1990)
- Lloyd, James R.**, "Electromigration Reliability of VLSI Interconnect," Vol. 4, No. 2 (1992)

- Long, Paula**, "DEC OSF/1 Version 3.0 Symmetric Multiprocessing Implementation," Vol. 6, No. 3 (1994)
- Low, David A.**, "An Overview of the PATHWORKS Product Family," Vol. 4, No. 1 (1992)
- Lundberg, James R.**, "The VAX 6000 Model 400 Scalar Processor Module," Vol. 2, No. 2 (1990)
- Lupton, Glenn**, "Language-Sensitive Editor," Vol. 1, No. 6 (1988)
- Lynch, Brian T.**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)
- Madden, Liam**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Mager, Ellen J.**, "DECnet Transport Architecture," Vol. 4, No. 1 (1992)
- Manley, Dwight P.**, "Design Strategy for the VAX 9000 System," Vol. 2, No. 4 (1990); "DXML: A High-performance Scientific Subroutine Library," Vol. 6, No. 3 (1994);
- Mann, Bruce E.**, "Terminal Servers on Ethernet Local Area Networks," Vol. 1, No. 3 (1986)
- Marcello, Richard C.**, "An Overview of the VAX 6000 Model 400 Chip Set," Vol. 2, No. 2 (1990)
- Marks, Maurice P.**, "Binary Translation," Vol. 4, No. 4 (1992)
- Martin, Sally J.**, "Development of the VAX Distributed Name Service," Vol. 1, No. 9 (1989)
- Maruska, David W.**, "The Design of the VAX 4000 Model 100 and MicroVAX 3100 Model 90 Desktop Systems," Vol. 4, No. 3 (1992)
- Maskas, Barry A.**, "Developing the MicroVAX II CPU Board," Vol. 1, No. 2 (1986); "Development of the CVAX Q22-bus Interface Chip," Vol. 1, No. 7 (1988); "Design and Performance of the DEC 4000 AXP Departmental Server Computing Systems," Vol. 4, No. 4 (1992)
- Matthews, Andrew J.**, "On-line Manufacturing Data Access on the VAX 8800 Project," Vol. 1, No. 4 (1987)
- Mayo, Brian T.**, "Development of the DECbridge 500 Product," Vol. 3, No. 2 (1991)
- McCann, Janet M.**, "Development of the VAX Distributed Name Service," Vol. 1, No. 9 (1989)
- McCarty, Robert J.**, "VAX 6000 Model 400 Physical Technology," Vol. 2, No. 2 (1990)
- McElroy, James B.**, "An Overview of the VAX 8600 System," Vol. 1, No. 1 (1985); "Packaging the VAX 8600 Processor," Vol. 1, No. 1 (1985); "HDSC and Multichip Unit Design and Manufacture," Vol. 2, No. 4 (1990)
- McGregor, Scott A.**, "An Overview of the DECwindows Architecture," Vol. 2, No. 3 (1990)
- McKeen, Francis X.**, "Vector Processing on the VAX 9000 System," Vol. 2, No. 4 (1990)
- McKeen, Karen L.**, "VTX and VALU—Software Productivity Tools for Distributed Applications Development," Vol. 1, No. 6 (1988)
- McKinney, Dina L.**, "Digital's DECchip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- McLellan, Edward J.**, "Development of the CVAX Floating Point Chip," Vol. 1, No. 7 (1988); "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Mediouni, Rabah**, "Performance of DEC Rdb Version 6.0 on AXP Systems," Vol. 6, No. 1 (1994)
- Melton, Jim**, "Character Internationalization in Databases: A Case Study," Vol. 5, No. 3 (1993)
- Melvin, James M.**, "Verification of the First Fault-tolerant VAX System," Vol. 3, No. 1 (1991)
- Merewood, Richard J.**, "The VAXcluster Concept: An Overview of a Distributed System," Vol. 1, No. 5 (1987)
- Methot, Christopher E.**, "Capacity Modeling of PATHWORKS Client-Server Workloads," Vol. 4, No. 1 (1992)
- Metzger, Jeffrey A.**, "Design of the Turbo PrintServer 20 Controller," Vol. 3, No. 4 (1991)
- Mevius, Joop W.**, "The Megadoc Image Document Management System," Vol. 5, No. 2 (1993)
- Meyer, Derrick R.**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Meyer, Jeanne E.**, "Internal Organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor," Vol. 7, No. 1 (1995)
- Mierswa, Peter O.**, "The DECnet-DOS System," Vol. 1, No. 3 (1986); "The Evolution of the Mailbus," Vol. 1, No. 9 (1989)
- Millbrandt, Dorothy Noren**, "The DECnet/OSI for OpenVMS Version 5.5 Implementation," Vol. 5, No. 1 (1993)
- Miner, Daniel G.**, "The CVAX 78034 Chip, a 32-bit Second-generation VAX Microprocessor," Vol. 1, No. 7 (1988)
- Mirchandani, Dinesh**, "Ethernet Performance of Remote DECwindows Applications," Vol. 2, No. 3 (1990)
- Mishra, Sudhindra N.**, "The VAX 8800 Microarchitecture," Vol. 1, No. 4 (1987)
- Mitchell, Charles Z.**, "Pragmatics in the Development of VAX Ada," Vol. 1, No. 6 (1988)
- Mitton, David J.**, "The DECnet-DOS System," Vol. 1, No. 3 (1986)
- Mohamed, Zia**, "Porting Digital's Database Management Products to the Alpha AXP Platform," Vol. 4, No. 4 (1992)
- Montanaro, James**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Morency, John P.**, "The DECnet/SNA Gateway Product—A Case Study in Cross Vendor Networking," Vol. 1, No. 3 (1986); "Modeling and Analysis of the DECnet/SNA Gateway," Vol. 1, No. 9 (1989)
- Morgan, David K.**, "The CVAX CMCTL—A CMOS Memory Controller Chip," Vol. 1, No. 7 (1988)

- Morgan, Wm. Eugene**, "The Relationship between the DECwrite Editor and the Digital Document Interchange Format," Vol. 2, No. 1 (1990)
- Morris, Stephen J.**, "Using Simulation to Develop and Port Software," Vol. 4, No. 4 (1992)
- Morse, Kathleen D.**, "The Evolution of Instruction Emulation for the MicroVAX Systems," Vol. 1, No. 2 (1986); "VMS Multiprocessing on the VAX 8800 System," No. 4 (1987); "VMS Symmetric Multiprocessing," Vol. 1, No. 7 (1988)
- Moses, Bhagym**, "Performance Evaluation of the VAX 6200 Systems," Vol. 1, No. 7 (1988)
- Mullens, James R.**, "Digital's DECchip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- Murray, John E.**, "VAX Instructions That Illustrate the Architectural Features of the VAX 9000 CPU," Vol. 2, No. 4 (1990)
- Muzzey, Douglas W.**, "Changing the Rules: A Pragmatic Approach to Product Development," Vol. 5, No. 4 (1993)
- Nadkarni, Ashok P.**, "High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP," Vol. 5, No. 1 (1993)
- Nadkarni, Samyojita A.**, "Design of the VAX 4000 Model 400, 500, and 600 Systems," Vol. 4, No. 3 (1992); "Development of Digital's PCI Chip Sets and Evaluation Kit for the DECchip 21064 Microprocessor," Vol. 6, No. 2 (1994)
- Nanz, Gerd**, "Numerical Device and Process Simulation Tools in Transistor Design," Vol. 4, No. 2 (1992)
- Nash, Andrew K.**, "The ULTRIX Implementation of DECnet/OSI," Vol. 5, No. 1 (1993)
- Nasr, Andre I.**, "CMOS-4 Technology for Fast Logic and Dense On-chip Memory," Vol. 4, No. 2 (1992)
- Nasr, Mary Beth**, "DECnet Transport Architecture," Vol. 4, No. 1 (1992)
- Natarajan, Thiagarajan**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)
- Natusch, Paul J.**, "The Memory System in the VAX 8800 Family," Vol. 1, No. 4 (1987)
- Neidecker-Lutz, Burkhard K.**, "Software Motion Pictures," Vol. 5, No. 2 (1993)
- Newman, Todd D.**, "The Sample X11 Server Architecture," Vol. 2, No. 3 (1990)
- Nichols, William G.**, "Design and Implementation of the VAX Distributed File Service," Vol. 1, No. 9 (1989)
- Nielsen, Michael J. K.**, "Development of the DECstation 3100," Vol. 2, No. 2 (1990)
- Nishimoto, Peter L.**, "PEX: A Network-transparent Three-dimensional Graphics System," Vol. 2, No. 3 (1990)
- Norcross, Mitchell O.**, "The VAXstation 4000 Model 90," Vol. 4, No. 3 (1992); "Development of Digital's PCI Chip Sets and Evaluation Kit for the DECchip 21064 Microprocessor," Vol. 6, No. 2 (1994)
- Nourse, Andrew W.**, "Microsoft Windows Network Virtual Device Drivers in PATHWORKS for DOS," Vol. 4, No. 1 (1992)
- Noyce, William B.**, "The GEM Optimizing Compiler System," Vol. 4, No. 4 (1992)
- Olson, Ronald M.**, "CDA in Science and Engineering," Vol. 2, No. 1 (1990)
- Omahen, Kenneth J.**, "Tools and Techniques for Preliminary Sizing of Transaction Processing Applications," Vol. 3, No. 1 (1991)
- Oran, David R.**, "Digital Network Architecture Overview," Vol. 1, No. 3 (1986); "The DECnet/SNA Gateway Product—A Case Study in Cross Vendor Networking," Vol. 1, No. 3 (1986)
- Oran, David R.**, "Development of the VAX Distributed Name Service," Vol. 1, No. 9 (1989)
- Özveren, Cüneyt M.**, "GIGAswitch System: A High-performance Packet-switching Platform," Vol. 6, No. 1 (1994)
- Palmer, Lawrence B.**, "DECspin: A Networked Desktop Videoconferencing Application," Vol. 5, No. 2 (1993)
- Palmer, Lawrence G.**, "ULTRIX Fiber Distributed Data Interface Networking Subsystem Implementation," Vol. 3, No. 2 (1991)
- Palmer, Ricky S.**, "DECspin: A Networked Desktop Videoconferencing Application," Vol. 5, No. 2 (1993)
- Pan, Davis Yen**, "Digital Audio Compression," Vol. 5, No. 2 (1993)
- Park, Daeil**, "System Level Performance of VAX 8974 and 8978 Systems," Vol. 1, No. 5 (1987)
- Patel, Bimal**, "Vector Processing on the VAX 9000 System," Vol. 2, No. 4 (1990)
- Patel, Sanjay J.**, "Digital's DECchip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- Patrick, Paul B., Sr.**, "CASE Integration Using ACA Services," Vol. 5, No. 2 (1993)
- Payson, Christopher J.**, "Hardware Accelerators for Bitonal Image Processing," Vol. 3, No. 4 (1991)
- Peng, Victor**, "The NVAX CPU Chip: Design Challenges, Methods and CAD Tools," Vol. 4, No. 3 (1992)
- Perlman, Radia J.**, "Digital Network Architecture Overview," Vol. 1, No. 3 (1986); "Routing Architecture," Vol. 5, No. 1 (1993)
- Pickholtz, Jeffrey D.**, "The NVAX and NVAX+ High-performance VAX Microprocessors," Vol. 4, No. 3 (1992)
- Pietras, Christine M.**, "Changing the Rules: A Pragmatic Approach to Product Development," Vol. 5, No. 4 (1993)
- Pitkin, Richard P.**, "The DECnet/SNA Gateway Product—A Case Study in Cross Vendor Networking," Vol. 1, No. 3 (1986); "Modeling and Analysis of the DECnet/SNA Gateway," Vol. 1, No. 9 (1989)
- Polich, Herman D.**, "VAXsimPLUS, A Fault Manager Implementation," Vol. 1, No. 8 (1989)
- Porcher, Thomas**, "X Window Terminals," Vol. 3, No. 4 (1991)
- Porter, Brian**, "VAX 6000 Error Handling: A Pragmatic Approach," Vol. 4, No. 3 (1992)

- Porter, David**, "The DECnet/SNA Gateway Product—A Case Study in Cross Vendor Networking," Vol. 1, No. 3 (1986)
- Pouffary, Yanick**, "The DECnet/OSI for OpenVMS Version 5.5 Implementation," Vol. 5, No. 1 (1993)
- Powers, Thomas E.**, "The Common Printer Access Protocol," Vol. 3, No. 4 (1991)
- Pratt, Kathleen L.**, "Floating Point in the VAX 8800 Family," Vol. 1, No. 4 (1987)
- Preston, Ronald P.**, "The NVAX CPU Chip: Design Challenges, Methods and CAD Tools," Vol. 4, No. 3 (1992)
- Priore, Donald A.**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Quaynor, Nii N.**, "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Vol. 1, No. 1 (1985); "System Level Performance of VAX 8974 and 8978 Systems," Vol. 1, No. 5 (1987); "CI Bus Arbitration Performance in a VAXcluster System," Vol. 1, No. 5 (1987)
- Raghavan, Ananth**, "Database Availability for Transaction Processing," Vol. 3, No. 1 (1991)
- Raj, Jain**, "Performance Analysis of FDDI," Vol. 3, No. 3 (1991)
- Rajagopalan, Vidya**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Ramakrishnan, K. K.**, "High-performance TCP/IP and UDP/IP Networking in DEC OSF/I for Alpha AXP," Vol. 5, No. 1 (1993)
- Barney, Delvan A.**, "Digital's DECchip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- Rannenberg, Wendy**, "The X/Open Internationalization Model," Vol. 5, No. 3 (1993)
- Rege, Satish L.**, "The Architecture and Implementation of a High-performance FDDI Adapter," Vol. 3, No. 3 (1991)
- Reisert, James J.**, "The Design of the DEC 3000 AXP Systems, Two High-performance Workstations," Vol. 4, No. 4 (1992)
- Rengarajan, T. K.**, "High Availability Mechanisms of VAX DBMS Software," Vol. 1, No. 8 (1989); "Database Availability for Transaction Processing," Vol. 3, No. 1 (1991); "Designing an Optimized Transaction Commit Protocol," Vol. 3, No. 1 (1991); "The Design of Multimedia Object Support in DEC Rdb," Vol. 5, No. 2 (1993); "Performance of DEC Rdb Version 6.0 on AXP Systems," Vol. 6, No. 1 (1994)
- Richardson, Llinda M.**, "Numerical Device and Process Simulation Tools in Transistor Design," Vol. 4, No. 2 (1992)
- Rickard, Pamela J.**, "DECnet for OpenVMS AXP: A Case History," Vol. 4, No. 4 (1992)
- Riley, Mark F.**, "The Design of Multimedia Object Support in DEC Rdb," Vol. 5, No. 2 (1993)
- Rizzolo, Anthony J.**, "Design of the PATHWORKS for ULTRIX File Server," Vol. 4, No. 1 (1992)
- Robinson, David C.**, "An Implementation of the OSI Upper Layers and Applications," Vol. 5, No. 1 (1993)
- Robinson, Scott G.**, "Binary Translation," Vol. 4, No. 4 (1992)
- Roden, Robert J.**, "Frame Relay Networks," Vol. 5, No. 1 (1993)
- Rodwell, Karen E.**, "A Relational Database Management System for Production Applications," Vol. 1, No. 8 (1989)
- Rogers, Thomas K.**, "Performance Evaluation of Transaction Processing Systems," Vol. 3, No. 1 (1991)
- Rogers, William J., Jr.**, "Vector Processing on the VAX 9000 System," Vol. 2, No. 4 (1990)
- Rokicki, John C.**, "The Design of ManageWORKS: A User Interface Framework," Vol. 6, No. 4 (1994)
- Rosenbluth, Mark B.**, "Digital's DECchip 21066: The First Cost-focused Alpha AXP Chip," Vol. 6, No. 1 (1994)
- Ross, Lorain M.**, "CMOS-4 Back-end Process Development for a VLSI 0.75 μm Triple-level Interconnection Technology," Vol. 4, No. 2 (1992)
- Rost, Randi J.**, "PEX: A Network-transparent Three-dimensional Graphics System," Vol. 2, No. 3 (1990)
- Rubino, Michael S.**, "Performance of DEC Rdb Version 6.0 on AXP Systems," Vol. 6, No. 1 (1994)
- Russo, Andrew P.**, "The AlphaServer 2100 I/O Subsystem," Vol. 6, No. 3 (1994)
- Ryan, Daniel J., Jr.**, "The DECnet/OSI for OpenVMS Version 5.5 Implementation," Vol. 5, No. 1 (1993)
- Ryan, Michael R.**, "The Development of DECwindows VMS Mail," Vol. 2, No. 3 (1990)
- Sadowski, Siegbert**, "Margin Analysis on Magnetic Disk Recording Channels," Vol. 1, No. 8 (1989)
- Salafia, Leonard J.**, "The Unique Features of the VAX 9000 Power System Design," Vol. 2, No. 4 (1990)
- Salett, Ronald M.**, "VAX Instructions That Illustrate the Architectural Features of the VAX 9000 CPU," Vol. 2, No. 4 (1990)
- Saltz, Jeffrey S.**, "Programmer Productivity Aspects of the VAX GKS and VAX PHIGS Products," Vol. 1, No. 6 (1988)
- Samaras, William A.**, "The CPU Clock System in the VAX 8800 Family," Vol. 1, No. 4 (1987)
- Samudrala, Sridhar**, "An Overview of the VAX 6000 Model 400 Chip Set," Vol. 2, No. 2 (1990); "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Santhanam, Sribalan**, "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Sawyer, David S.**, "An Overview of the Common Node Software," Vol. 3, No. 2 (1991)
- Schiebl, Christian O.**, "Numerical Device and Process Simulation Tools in Transistor Design," Vol. 4, No. 2 (1992)
- Schneider, Guenter E.**, "The TK50 Cartridge Tape Drive," Vol. 1, No. 2 (1986)
- Schriesheim, Jeffrey A.**, "The DECnet-ULTRIX Software," Vol. 1, No. 3 (1986)

- Seavey, Marden H.**, "Numerical Device and Process Simulation Tools in Transistor Design," Vol. 4, No. 2 (1992)
- Seger, Mark J.**, "The Evolution of Network Management Products," Vol. 1, No. 3 (1986)
- Senerchia, David C.**, "The Memory System in the VAX 8800 Family," Vol. 1, No. 4 (1987)
- Shah, Sanjiv M.**, "The KAP Parallelizer for DEC Fortran and DEC C Programs," Vol. 6, No. 3 (1994)
- Shand, I. Michael C.**, "Routing Architecture," Vol. 5, No. 1 (1993)
- Sherwood, Will**, "VAX 6000 Model 400 CPU Chip Set Functional Design Verification," Vol. 2, No. 2 (1990)
- Shikarpur, Uttam N.**, "High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP," Vol. 5, No. 1 (1993)
- Shirron, Stephen F.**, "The RQDX3 Design Project," Vol. 1, No. 2 (1986); "Design and Performance of the DEC 4000 AXP Departmental Server Computing Systems," Vol. 4, No. 4 (1992)
- Shurtleff, David G.**, "Network Management," Vol. 5, No. 1 (1993)
- Sichel, Peter A.**, "ACCESS.bus, an Open Desktop Bus," Vol. 3, No. 4 (1991)
- Sicola, Stephen J.**, "The Architecture and Design of HS-series StorageWorks Array Controllers," Vol. 6, No. 4 (1994)
- Sidman, Michael D.**, "Control Systems Technology in Digital's Disk Drives," Vol. 1, No. 8 (1989)
- Simcoe, Robert J.**, "The MicroVAX 78132 Floating Point Chip," Vol. 1, No. 2 (1986); "GIGAswitch System: A High-performance Packet-switching Platform," Vol. 6, No. 1 (1994)
- Simone, Guido**, "Design of the Turbo PrintServer 20 Controller," Vol. 3, No. 4 (1991)
- Singer, Arthur L.**, "The Role of Computer-aided Engineering in the Design of the VAX 6200 System," Vol. 1, No. 7 (1988)
- Sinkiewicz, Ursula**, "ULTRIX Fiber Distributed Data Interface Networking Subsystem Implementation," Vol. 3, No. 2 (1991)
- Sites, Richard L.**, "Alpha AXP Architecture," Vol. 4, No. 4 (1992); "Binary Translation," Vol. 4, No. 4 (1992)
- Skakshober, D. John**, "Vector Processing on the VAXvector 6000 Model 400," Vol. 2, No. 2 (1990)
- Slater, Debra L.**, "Vector Processing on the VAXvector 6000 Model 400," Vol. 2, No. 2 (1990)
- Smelser, Craig**, "ULTRIX Fiber Distributed Data Interface Networking Subsystem Implementation," Vol. 3, No. 2 (1991)
- Smith, Alan B.**, "Magnetic Domain Observations in Thin-film Heads Using Kerr Microscopy," Vol. 1, No. 8 (1989)
- Snaman, William E., Jr.**, "The VAX/VMS Distributed Lock Manager," Vol. 1, No. 5 (1987); "Application Design in a VAXcluster System," Vol. 3, No. 3 (1991)
- Soleimani, Hamid R.**, "Numerical Device and Process Simulation Tools in Transistor Design," Vol. 4, No. 2 (1992)
- Souza, Robert J.**, "GIGAswitch System: A High-performance Packet-switching Platform," Vol. 6, No. 1 (1994)
- Sovie, Dean A.**, "Design of the VAX 4000 Model 400, 500, and 600 Systems," Vol. 4, No. 3 (1992)
- Speer, Thomas G.**, "Digital's Transaction Processing Monitors," Vol. 3, No. 1 (1991)
- Spence, Martha L.**, "The DECnet-DOS System," Vol. 1, No. 3 (1986)
- Spine, Thomas M.**, "The Evolution of the X User Interface Style," Vol. 2, No. 3 (1990)
- Spinney, Barry A.**, "FDDI Data Link Development," Vol. 3, No. 2 (1991); "GIGAswitch System: A High-performance Packet-switching Platform," Vol. 6, No. 1 (1994)
- Spiro, Peter M.**, "High Availability Mechanisms of VAX DBMS Software," Vol. 1, No. 8 (1989); "Designing an Optimized Transaction Commit Protocol," Vol. 3, No. 1 (1991); "Porting Digital's Database Management Products to the Alpha AXP Platform," Vol. 4, No. 4 (1992); "Performance of DEC Rdb Version 6.0 on AXP Systems," Vol. 6, No. 1 (1994)
- Spitz, Rick**, "The Making of a MicroVAX Workstation," Vol. 1, No. 2 (1986)
- Stamm, Rebecca L.**, "The VAX 6000 Model 400 Scalar Processor Module," Vol. 2, No. 2 (1990); "The NVAX and NVAX+ High-performance VAX Microprocessors," Vol. 4, No. 3 (1992)
- Stewart, Lawrence C.**, "The Alpha Demonstration Unit: A High-performance Multiprocessor for Software and Chip Development," Vol. 4, No. 4 (1992)
- Stewart, Robin L.**, "The Design of the DEC 3000 AXP Systems, Two High-performance Workstations," Vol. 4, No. 4 (1992)
- Stockdale, Richard E.**, "Design of the DEC LANcontroller 400 Adapter," Vol. 3, No. 3 (1991)
- Storm, Mark W.**, "Digital's Transaction Processing Monitors," Vol. 3, No. 1 (1991)
- Strecker, William D.**, "The VAXcluster Concept: An Overview of a Distributed System," Vol. 1, No. 5 (1987)
- Strutt, Colin**, "Terminal Servers on Ethernet Local Area Networks," No. 3 (1986); "Design of the DECmcc Management Director," Vol. 5, No. 1 (1993)
- Sullivan, David J.**, "The DECnet/OSI for OpenVMS Version 5.5 Implementation," Vol. 5, No. 1 (1993)
- Sullivan, Patrick**, "The VAX 6000 Model 400 Scalar Processor Module," Vol. 2, No. 2 (1990)
- Sung, Alan**, "The Design and Development of the DECdecision Product," Vol. 2, No. 1 (1990)
- Supnik, Robert M.**, "The MicroVAX 78032 Chip, A 32-Bit Microprocessor," Vol. 1, No. 2 (1986)
- Sweeney, John C.**, "VAX 6000 Model 400 Physical Technology," Vol. 2, No. 2 (1990)

- Sweet, Bruce E.**, "DECelms—Managing Digital's FDDI and Ethernet Extended Local Area Networks," Vol. 3, No. 2 (1991)
- Swiatowiec, Frank J.**, "HDSC and Multichip Unit Design and Manufacture," Vol. 2, No. 4 (1990)
- Swist, James A.**, "Design of the DECmcc Management Director," Vol. 5, No. 1 (1993)
- Sylor, Mark W.**, "The Evolution of Network Management Products," Vol. 1, No. 3 (1986); "The NMCC/DECnet Monitor Design," Vol. 1, No. 3 (1986); "Network Management," Vol. 5, No. 1 (1993)
- Takizawa, Kuniaki**, "Japanese Input Method Independent of Applications," Vol. 5, No. 3 (1993)
- Tayler, Deborah**, "Frame Relay Networks," Vol. 5, No. 1 (1993) Vol. 5, No. 4 (1993)
- Taylor, Bruce J.**, "DEC TP WORKcenter: A Software Process Case Study," Vol. 5, No. 4 (1993)
- te Kieft, Jan B.**, "The Megadoc Image Document Management System," Vol. 5, No. 2 (1993)
- Templin, Fred L.**, "ULTRIX Fiber Distributed Data Interface Networking Subsystem Implementation," Vol. 3, No. 2 (1991)
- Thacker, Charles P.**, "The Alpha Demonstration Unit: A High-performance Multiprocessor for Software and Chip Development," Vol. 4, No. 4 (1992)
- Thiel, David W.**, "The VAX/VMS Distributed Lock Manager," Vol. 1, No. 5 (1987)
- Thierauf, Stephen C.**, "Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU," Vol. 7, No. 1 (1995)
- Thomas, Benjamin J., III**, "Porting OpenVMS from VAX to Alpha AXP," Vol. 4, No. 4 (1992)
- Thomas, Robert E.**, "GIGAswitch System: A High-performance Packet-switching Platform," Vol. 6, No. 1 (1994)
- Thompson, Bruce W.**, "Development of the FDDI Physical Layer," Vol. 3, No. 2 (1991)
- Thomson, Robert G.**, "Assessing the Quality of OpenVMS AXP: Software Measurement Using Subjective Data," Vol. 5, No. 4 (1993); "Improving Process to Increase Productivity While Assuring Quality: A Case Study of the Volume Shadowing Port to OpenVMS AXP," Vol. 6, No. 1 (1994)
- Thurner, Martin**, "Numerical Device and Process Simulation Tools in Transistor Design," Vol. 4, No. 2 (1992)
- Tiffany, William J.**, "The DECconcentrator 500 Product," Vol. 3, No. 2 (1991)
- Towning, Stephen**, "FDDI Data Link Development," Vol. 3, No. 2 (1991)
- Travis, Robert L., Jr.**, "CDA Overview," Vol. 2, No. 1 (1990); "The Digital Document Interchange Format," Vol. 2, No. 1 (1990)
- Treggiari, Leo P.**, "Development of the XUI Toolkit," Vol. 2, No. 3 (1990)
- Trehan, Vijay**, "DECdta—Digital's Distributed Transaction Processing Architecture," Vol. 3, No. 1 (1991)
- Troiani, Mario**, "The VAX 8600 I Box, A Pipelined Implementation of the VAX Architecture," Vol. 1, No. 1 (1985)
- Uhler, G. Michael**, "An Overview of the VAX 6000 Model 400 Chip Set," Vol. 2, No. 2 (1990); "The NVAX and NVAX+ High-performance VAX Microprocessors," Vol. 4, No. 3 (1992)
- Ulichney, Robert**, "Video Rendering," Vol. 5, No. 2 (1993); "Software Motion Pictures," Vol. 5, No. 2 (1993)
- Vaccaro, Anthony J.**, "Test and Qualification of the VAX 6000 Model 400 System," Vol. 2, No. 2 (1990)
- Vaillette, Gary**, "Design of the Turbo PrintServer 20 Controller," Vol. 3, No. 4 (1991)
- VanGilder, James H.**, "The Development of DECwindows VMS Mail," Vol. 2, No. 3 (1990)
- van Hunnik, Theo H.**, "The Megadoc Image Document Management System," Vol. 5, No. 2 (1993)
- van Ingen, Catharine**, "Technical Description of the DEC 7000 and DEC 10000 AXP Family," Vol. 4, No. 4 (1992)
- VanNoy, Jacob L.**, "The Evolution of the X User Interface Style," Vol. 2, No. 3 (1990)
- Viscarola, Peter G.**, "The WAVE Tools Base for Protocol Testing," Vol. 1, No. 9 (1989)
- Von Ehren, Rekha D.**, "System Level Performance of VAX 8974 and 8978 Systems," Vol. 1, No. 5 (1987)
- Wade, Nicholas**, "An Overview of the VAX 6000 Model 400 Chip Set," Vol. 2, No. 2 (1990)
- Wade, Paul C.**, "The VAXBI Bus—A Randomly Configurable Design," Vol. 1, No. 4 (1987)
- Walker, Martin**, "A Shared Memory MPP from Cray Research," Vol. 6, No. 2 (1994)
- Walsh, Robert J.**, "GIGAswitch System: A High-performance Packet-switching Platform," Vol. 6, No. 1 (1994)
- Wang, Tzyh-Jong**, "System Level Performance of VAX 8974 and 8978 Systems," Vol. 1, No. 5 (1987)
- Warchol, Nicholas A.**, "The RQDX3 Design Project," Vol. 1, No. 2 (1986); "Design and Performance of the DEC 4000 AXP Departmental Server Computing Systems," Vol. 4, No. 4 (1992)
- Watkins, Jeffrey E.**, "The WAVE Tools Base for Protocol Testing," Vol. 1, No. 9 (1989)
- Wattum, Scott A.**, "An Implementation of the OSI Upper Layers and Applications," Vol. 5, No. 1 (1993)
- Weber, Larry B.**, "Compiler Optimization in RISC Systems," Vol. 2, No. 2 (1990)
- Weiss, Judy B.**, "Design of the DEC LANcontroller 400 Adapter," Vol. 3, No. 3 (1991)
- Welch, Daniel J.**, "CMOS-4 Back-end Process Development for a VLSI 0.75 μm Triple-level Interconnection Technology," Vol. 4, No. 2 (1992)
- Wells, Philip J.**, "The Development of an Optimized PATHWORKS Transport Interface," Vol. 4, No. 1 (1992)

- Wenner, Thomas M.**, "The VAX 6000 Model 600 Processor," Vol. 4, No. 3 (1992); "Development of Digital's PCI Chip Sets and Evaluation Kit for the DECchip 21064 Microprocessor," Vol. 6, No. 2 (1994)
- Weyant, Thomas F.**, "VAXcluster Availability Modeling," Vol. 1, No. 5 (1987)
- Wheeler, William R.**, "The MicroVAX 78132 Floating Point Chip," Vol. 1, No. 2 (1986); "The NVAX CPU Chip: Design Challenges, Methods and CAD Tools," Vol. 4, No. 3 (1992)
- Wiecek, Cheryl A.**, "The Simulation of Processor Performance for the VAX 8800 Family," Vol. 1, No. 4 (1987)
- Wilde, Kathleen M.**, "High-performance TCP/IP and UDP/IP Networking in DEC OSF/1 for Alpha AXP," Vol. 5, No. 1 (1993)
- Wilhelm, Neil C.**, "Development of the DECstation 3100," Vol. 2, No. 2 (1990)
- Williams, Douglas D.**, "Vector Processing on the VAXvector 6000 Model 400," Vol. 2, No. 2 (1990)
- Winsor, Catherine F.**, "Hardware Accelerators for Bitonal Image Processing," Vol. 3, No. 4 (1991)
- Winston, Jeff**, "The System Support Chip, a Multi-function Chip for CVAX Systems," Vol. 1, No. 7 (1988)
- Winters, Gayn B.**, "International Distributed Systems—Architectural and Practical Issues," Vol. 5, No. 3 (1993)
- Witek, Richard T.**, "The MicroVAX 78032 Chip, A 32-Bit Microprocessor," Vol. 1, No. 2 (1986); "A 200-MHz 64-bit Dual-issue CMOS Microprocessor," Vol. 4, No. 4 (1992)
- Wixon, Dennis R.**, "Changing the Rules: A Pragmatic Approach to Product Development," Vol. 5, No. 4 (1993)
- Wolrich, Gilbert M.**, "Development of the CVAX Floating Point Chip," Vol. 1, No. 7 (1988)
- Woodward, James A.**, "DEC OSF/1 Version 3.0 Symmetric Multiprocessing Implementation," Vol. 6, No. 3 (1994)
- Woog, Alexandra**, "An Open, Distributable, Three-tier, Client-Server Architecture with Transaction Semantics," Vol. 7, No. 1 (1995)
- Wright, William A.**, "High Availability Mechanisms of VAX DBMS Software," Vol. 1, No. 8 (1989)
- Yang, Henry S.**, "FDDI Data Link Development," Vol. 3, No. 2 (1991)
- Yau, Michael M. T.**, "Supporting the Chinese, Japanese, and Korean Languages in the OpenVMS Operating System," Vol. 5, No. 3 (1993)
- Yetto, Lawrence**, "The DECnet/OSI for OpenVMS Version 5.5 Implementation," Vol. 5, No. 1 (1993)
- Yoder, Gregory L.**, "Vector Processing on the VAX 9000 System," Vol. 2, No. 4 (1990)
- Yodlowski, Robert AJ**, "Development of the CVAX Floating Point Chip," Vol. 1, No. 7 (1988)
- Yoshioka, Hirotaka**, "Character Internationalization in Databases: A Case Study," Vol. 5, No. 3 (1993)
- Young, Carol A.**, "The Digital Table Interchange Format," Vol. 2, No. 1 (1990); "The Design and Development of the DECdecision Product," Vol. 2, No. 1 (1990)
- Yu, Eugene L.**, "The Memory System in the VAX 8800 Family," Vol. 1, No. 4 (1987)
- Ywoskus, John A.**, "Local Area VAXcluster Systems," Vol. 1, No. 5 (1987)
- Zaaf, Driss**, "Defining Global Requirements with Distributed QFD," Vol. 5, No. 4 (1993)
- Zahavi, William Z.**, "Tools and Techniques for Preliminary Sizing of Transaction Processing Applications," Vol. 3, No. 1 (1991)
- Zalewski, Stephen**, "The Making of a MicroVAX Workstation," Vol. 1, No. 2 (1986)
- Zetterlund, Bjorn**, "Microprocessor Performance and Process Complexity in CMOS Technologies," Vol. 4, No. 2 (1992)
- Ziman, Linda**, "Project Management of the VAX DEC/Test Manager Software Version 2.0," Vol. 1, No. 6 (1988)
- Zurawski, John H. P.**, "Floating Point in the VAX 8800 Family," Vol. 1, No. 4 (1987)

# Acronym Glossary

<b>Acronym</b>	<b>Definition</b>	<b>Acronym</b>	<b>Definition</b>
ACA	application control architecture	DNA	Digital network architecture
ACMS	application control and management system	DNP	DECnet network process
AIL	application interface library	DNS	distributed name service
API	application programming interface	DQFD	distributed quality function deployment
ASN	abstract syntax notation	DRAM	dynamic random access memory
AUD	Alpha user-mode debugging	DTIF	Digital table interchange format
AUDI	Alpha user-mode debugging environment for translated images	DXML	Digital extended math library
AXE	architecture exerciser	E'COTS	extended environment, commercial off-the-shelf
BIOS	basic input-output system	EMA	enterprise management architecture
BIU	bus interface unit	EMS	electronic mail system
BLAS	basic linear algebra subroutines	FAL	file access listener
BLOB	binary large object	FCIS	frame content independent stripping
BMP	buffer management protocol	FDDI	fiber distributed data interface
CAD	computer-aided design	FRBS	frame relay bearer service
CAM	content addressable memory	FTAM	file transfer, access and management
CASE	computer-aided software engineering	GKS	graphical kernel system
CDA	compound document architecture	GSMP	generalized semi-Markov process
CFPA	CVAX floating point accelerator	HDSC	high density signal carrier
CI	computer interconnect	HSC	hierarchical storage controllers
CMCTL	CMOS memory controller	I/O	input/output
CMOS	complementary metal-oxide semiconductor	I'C	interintegrated circuit
CNS	common node software	IDRC	improved data recording capability
CORBA	common object request broker architecture	IMA	Interactive Multimedia Association
CPAP	common printer access protocol	IOS	integrated office system
CPS	common printer supervisor	LAN	local area network
CPU	central processing unit	LAPACK	linear algebra package
CQBIC	CVAX Q22-bus interface chip	LAPS	local area printserver protocol
CSMA/CD	carrier sense multiple access with collision detection	LAST	local area system transport
DAS	DECimage application services	LAT	local area transport
DBMS	database management system	LSE	language-sensitive editor
DCE	distributed computing environment	MAX	multi-instruction architecture exerciser
DDE	dynamic data exchange	MCA	macrocell array
DDIF	Digital document interchange format	MCU	multichip unit
DDIS	Digital data interchange syntax	MDA	manufacturing data access
DDX	device-dependent X	MIPS	million instructions per second
DECdta	DEC distributed transaction processing architecture	MOSAIC	Motorola's oxide-isolated self-aligned implanted circuits
DECdtm	DEC distributed transaction manager	MPEG	Motion Picture Experts Group
DECelms	DEC extended LAN management software	MPP	massively parallel processor
DECNIS	DEC network integration server	MSCP	mass storage control protocol
DECtp	DEC transaction processing	NCP	network control process
DFS	distributed file service	NETACP	network ancillary control process
DIX	device-independent X	NetBIOS	network basic input-output system
DLT	Digital linear tape	NI	network interconnect
DLZ1	Digital Lempel-Ziv 1	NML	network management listener
		OSF	Open Software Foundation

**Acronym Definition**

OSI	open systems interconnection
P/FM	PBX facilities management
PBX	private branch exchange
PCI	peripheral component interconnect
PDL	page description language
PEX	PHIGS/PHIGS+ extension to X
PHIGS	programmer's hierarchical interactive graphical system
PLL	phase-locked loop
POSIX	portable operating system interface for computer environment
PVP	parallel vector processors
QFD	quality function deployment
QIO	queued I/O
RAID	redundant arrays of inexpensive disks
Rdb	relational database
RISC	reduced instruction set computer
RMC	ring memory controller
RPC	remote procedure calls
RSM	remote system manager
RTL	register transfer level
RTL	run-time library
SCA	system communication architecture
SCSI	small computer systems interface
SEI	Software Engineering Institute
SID	system for integral design
SMB	server message block
SMP	software motion pictures
SMP	symmetric multiprocessing
SNA	systems network architecture
SOC	system on a chip
SPIN	sound picture information networks
SQL	standard query language
SRAM	static random-access memory
SSC	system support chip
TAB	tape automated bonding
TCP/IP	transmission control protocol/internet protocol
TIE	translated image environment
TP	transaction processing
UART	universal asynchronous receiver/transmitter
UDP/IP	user datagram protocol/internet protocol
UID	user interface description
UIL	user interface language
UIS	user interface services
UTF	universal transmission format
VALU	VAX application link utilities
VAS	VTX application service
VEST	VAX environment software translator
VISTA	VTX infobase structure tool and assistors
VME	versatile microprocessor
VWS	VMS workstation software
WFMS	workflow management system
WORM	write once read many
XDPS	X display postscript system
XIE	X image extension
XUI	X user interface

object Request Broker Architecture  
3) 84  
print symbiont see DECprint common printer access protocol, 3/4 (1991) 55, 57  
supervisor  
in printer access protocol, 3/4 (1991) 55, 57  
ound Document Architecture see CDA  
outer Interconnect bus see CI bus  
puter Interconnect port see CI port  
mputer monitoring, 5/2 (1993) 106-107  
oncentrators, 3/2 (1991) 64-70  
contention, 3/1 (1991) 20, 22, 26  
contextual inquiry, 5/4 (1993) 14, 21-23, 38, 47-49  
control systems, 5/2 (1993) 100-104  
controlled terminals, 3/1 (1991) 30  
CORBA see Common Object Request Broker Architecture  
CPAP see common printer access protocol  
CPS see DECprint common printer supervisor  
CQBIC, 1/7 (1988) 129-138 see also MicroVAX  
3500/3600—processor module—CQBIC  
implementation, 1/7 (1988) 133-134  
project goals, 1/7 (1988) 129-130  
project research, 1/7 (1988) 130-133  
Q22-bus arbiter, 1/7 (1988) 134-135  
Q22-bus electrical interface, 1/7 (1988) 138  
Q22-bus master, 1/7 (1988) 137-138  
Q22-bus slave, 1/7 (1988) 135-137  
map, 1/1 (1988) 135-137  
item, 6/2 (1994) 8-21  
map, 6/2 (1994) 19-21  
see IDR  
data  
dat  
da  
d