Phone: +1.978.451.0110

css button by Css3Menu.com

OpenVMS Internals for System Managers TR-1SL302-VMS
Price: $4,000.00 / 5 days
Format: Lecture Lab
Course Description:
This course provides a general overview of system mechanisms such as interrupt priority level, spinlocks,
CPU context, and access modes. It is designed to examine the components, structures, and mechanisms of the OpenVMS operating system on Integrity Server and Alpha platforms. It is intended for students without significant programming backgrounds, who want a better understanding of how OpenVMS works. The 5-day course is 50% percent lecture and 50% percent hands-on labs. HP Course ID: u3729s.
Audience:
- OpenVMS system managers and application programmers
Prerequisites:
- Advanced system management skills
- A general understanding of operating system concepts
- An understanding of binary and hex numerical representation
Course Objectives:

The class uses the System Dump Analyzer on a livesystem to examine the data structures that form theoperating system. The dynamics of the operating systemwill be explored through changes to data structuresvisible through SDA.

The focus is on the three major subsystems of OpenVMS:

- Process and scheduling
- Memory Management
- I/O

Course Outline:

Internals Concepts
- OpenVMS Access Modes
- Data Representation
- Data Structures
- Stacks
- Asynchronous Events and Context
- Synchronization
- Interrupts and Exceptions
- Spinlocks
- OpenVMS Symbolic Naming Conventions
- Hexadecimal and Binary Representation of Data

Introduction to SDA
- SDA Requirements and Uses
- Command Summary
- CLUE

OpenVMS Processes
- Process Concepts
- The Process and Kernel Threads
- Process Data Structures Overview
- Job Information Block (JIB)
- Process Header (PHD)
- Kernel Threads
- PCB Vector Table

OpenVMS Scheduling
- Thread States
- Event Flag Wait Queue
- Computable Queues (also COMO)
- Hardware Context
- SMP Support for Scheduling
- Boosting Software Priority
- Report System Event (RSE)
- Quantum End Activities
- Wait State Activities
- PIXSCAN and DORMANTWAIT

Mechanisms and Synchronization
- Timer Queue Entries
- Distributed Locking Mechanism
- Dynamic Resource Remastering
- Pre-v8.3 Dynamic Resource Mastering
- v8.3 Lock Manager Changes
- Deadlock Detection in a Cluster
- Sub-Second Deadlock Wait
- Resolving Lock Resource Contention
- Dedicated CPU Lock Manager
- Dedicated CPU Lock Manager Interaction
- AST Concepts

Schedule:
Click for the latest schedule